

My First FPGA for Altera DE2-115 Board

Digital Circuit Lab

TA: Po-Chen Wu

Outline

- Complete Your Verilog Design
- Assign The Device
- Add a PLL Megafunction
- Assign the Pins
- Create a Default TimeQuest SDC File
- Compile and Verify Your Design
- Configuring the Cyclone IV E FPGA

Complete Your Verilog Design

exp1_traffic.v (1/5)

It is a 10 seconds
countdown system.

```
module exp1_traffic (
    clk,
    rst_n,
    pause,
    HEX0
);

//==== parameter definition =====
// for finite state machine
parameter S_NORMAL = 1'd0;
parameter S_PAUSE  = 1'd1;

// for countdown
parameter C_PERIOD = 4'd9;

//==== in/out declaration =====
//----- input -----
input clk;
input rst_n; // reset signal (button)
input pause; // pause signal (switch)

//----- output -----
output [6:0] HEX0;
```

module name = file name

The countdown system can be paused by turning on the switch.

exp1_traffic.v (2/5)

```
//==== reg/wire declaration =====  
//----- output -----  
reg [6:0] HEX0; ←  
  
//----- wires -----  
wire clk_16; // 16MHz clock signal  
wire [23:0] next_clks;  
reg         next_state;  
reg  [3:0] next_countdown;  
reg  [6:0] next_HEX0;  
  
//----- flip-flops -----  
reg [23:0] clks;  
reg         state;  
reg  [3:0] countdown;  
  
//==== combinational part =====  
  
// clock signal  
clksrc clksrc1 (clk, clk_16); ←  
assign next_clks = (state==S_PAUSE)? clks: clks+24'd1;
```

Output should be register.
(Critical path issue)

PLL
(input: clk, 50MHz)
(output: clk_16, 16MHz)

exp1_traffic.v (3/5)

```
// finite state machine (state)
always@(*) begin
  case(state)
    S_NORMAL: begin
      if(pause==1) next_state = S_PAUSE;
      else next_state = S_NORMAL;
    end
    S_PAUSE: begin
      if(pause==1) next_state = S_PAUSE;
      else next_state = S_NORMAL;
    end
  endcase
end
```

Be careful!!

Cover every possible branch of every if or case to avoid latches.

```
// countdown
always@(*) begin
  if(clks[23]==1'b1 && next_clks[23]==1'b0) ← 1Hz
    next_countdown = (countdown==0)? C_PERIOD: countdown-4'd1;
  else
    next_countdown = countdown;
end
```

Cover every possible branch.

exp1_traffic.v (4/5)


```
// 7-segment Displays
always@(*) begin
  case(countdown)
    7'd0: next_HEX0 = 7'b1000000;
    7'd1: next_HEX0 = 7'b1111001;
    7'd2: next_HEX0 = 7'b0100100;
    7'd3: next_HEX0 = 7'b0110000;
    7'd4: next_HEX0 = 7'b0011001;
    7'd5: next_HEX0 = 7'b0010010;
    7'd6: next_HEX0 = 7'b0000010;
    7'd7: next_HEX0 = 7'b1111000;
    7'd8: next_HEX0 = 7'b0000000;
    7'd9: next_HEX0 = 7'b0010000;
    default: next_HEX0 = 7'b1111111;
  endcase
end
```

Cover every possible branch.

exp1_traffic.v (5/5)

```
//==== sequential part =====  
always@( posedge clk_16 or negedge rst_n ) begin  
    if( rst_n==0 ) begin  
        clks      <= 24'd0;  
        state     <= S_NORMAL;  
        countdown <= C_PERIOD;  
        HEX0      <= 7'h7f;  
    end  
    else begin  
        clks      <= next_clks;  
        state     <= next_state;  
        countdown <= next_countdown;  
        HEX0      <= next_HEX0;  
    end  
end  
endmodule
```

Notepad++ (1/5)




Notepad++ (2/5)

The image shows a Notepad++ window with a file named `exp1_traffic.v` open. The `Settings` menu is open, and the `Preferences...` option is selected. The `Preferences` dialog box is displayed, showing the `Language Menu/Tab Settings` tab. The dialog has several sections and options:

- Print**: General, Editing, New Document/Default Directory, File Association, **Language Menu/Tab Settings** (annotated with 3).
- Language Menu**:
 - Make language menu compact
 - Available items**: Normal Text, PHP, C, C++, C#, Objective-C, Java, Resource file, HTML, XML, Makefile, Pascal, Batch, MS INI file, MS-DOS Style.
 - Disabled items**: (Empty)
 - Buttons: `->` and `<-`.
- Tab Settings**:
 - Language list: [Default], normal, actionscript, ada, asm, asp, autoit, bash, batch, c, caml, cmake.
 - Tab size: 4 (annotated with 4).
 - Replace by space (annotated with 4).
- Close** button (annotated with 5).

Notepad++ (3/5)



The screenshot shows the Notepad++ interface with a Verilog file named `expl_traffic.v` open. The code is as follows:

```
1 module expl_traffic (  
2     clk,  
3     rst_n,  
4     pause,  
5     HEX0  
6 );  
7  
8 //==== parameter definition =====  
9 // for finite state machine  
10 parameter S_NORMAL = 1'd0;  
11 parameter S_PAUSE  = 1'd1;  
12  
13 // for countdown  
14 parameter C_PERIOD = 4'd9;  
15  
16 //==== in/out declaration =====
```

An orange callout box titled "Column Mode Editing" is positioned over the code, listing the following steps:

1. Alt + Mouse dragging
2. Alt + Shift + Arrow keys

The status bar at the bottom of the window displays: length : 3024 lines : 102 Ln : 14 Col : 4 Sel : N/A Dos\Windows ANSI INS

Notepad++ (4/5)

The image shows a Notepad++ window with the 'Edit' menu open. The 'Column Editor...' option is highlighted with a red box and a red number '2'. The 'Column / Multi-Selection Editor' dialog box is open, showing the 'Number to Insert' section with 'Initial number' set to 0 and 'Increase by' set to 1, both highlighted with a red box and a red number '3'. The 'Text to Insert' section is also highlighted with a red box and a red number '4'. The 'OK' button is highlighted with a red box. The background text in the Notepad++ window includes 'countdown = countdown', 'plays', and a list of '7'd: next_HEX0 =' entries.

File Edit Search View Encoding Language Settings Macro Run Plugins Window ?

Undo Ctrl+Z
Redo Ctrl+Y
Cut Ctrl+X
Copy Ctrl+C
Paste Ctrl+V
Delete DEL
Select All Ctrl+A
Copy to Clipboard
Indent
Convert Case to
Line Operations
Comment/Uncomment
Auto-Completion
EOL Conversion
Blank Operations
Paste Special
Column Mode...
Column Editor... Alt+C
Character Panel
Clipboard History
Set Read-Only
Clear Read-Only Flag

Column / Multi-Selection Editor

Text to Insert


OK
Cancel

Number to Insert
Initial number : 0
Increase by : 1 Leading zeros

Format
 Dec Hex
 Oct Bin

length : 3125 lines : 102 Ln : 81 Col : 25 Sel : N/A Dos\Windows ANSI INS

Notepad++ (5/5)



```
C:\Users\Trumen\Desktop\exp1_traffic\exp1_traffic.v - Notepad++
File Edit Search View Encoding Language Settings Macro Run Plugins Window ?
exp1_traffic.v
66         next_countdown = countdown;
67     end
68
69     // 7-segment Displays
70     always@(*) begin
71         case(countdown)
72             7'd0: next_HEX0 = 7'b1000000;
73             7'd1: next_HEX0 = 7'b1111001;
74             7'd2: next_HEX0 = 7'b0100100;
75             7'd3: next_HEX0 = 7'b0110000;
76             7'd4: next_HEX0 = 7'b0011001;
77             7'd5: next_HEX0 = 7'b0010010;
78             7'd6: next_HEX0 = 7'b0000010;
79             7'd7: next_HEX0 = 7'b1111000;
80             7'd8: next_HEX0 = 7'b0000000;
81             7'd9: next_HEX0 = 7'b0010000;
82             default: next_HEX0 = 7'b1111111;
83         endcase
84     end
85
length: 3045 lines: 102 Ln: 81 Col: 16 Sel: N/A Dos\Windows ANSI INS
```

Assign The Device

Introduction to FPGA (1/3)

- A **field-programmable gate array** (FPGA) is an **integrated circuit** designed to be configured by a designer after manufacturing.
 - An electronic device is said to be **field-programmable** if it can be modified "in the field".



Introduction to FPGA (2/3)

- FPGAs contain programmable logic components called "**logic blocks**", and a hierarchy of reconfigurable interconnects that allow the blocks to be "**wired together**".
- FPGAs can be used to implement any logical function that an ASIC could perform.

Introduction to FPGA (3/3)

- **Xilinx** and **Altera** are the current FPGA market leaders and long-time industry rivals.
 - Both Xilinx and Altera provide free Windows and Linux design software (**ISE** and **Quartus**)



Altera's Main FPGA Products

- **Stratix** series FPGAs are the largest, highest bandwidth devices, with up to 1.1 million logic elements.
- **Cyclone** series FPGAs and are the company's lowest cost, lowest power FPGAs.
- **Arria** series FPGAs are between the two device families above.

Altera® Development Kits

http://www.altera.com/products/devkits/kit-dev_platforms.jsp

- Development kits include **software**, **reference designs**, **cables**, and **programming hardware** (development board).



Installed The USB-Blaster driver

(1/2)

- Plug in the **12-volt adapter** to provide power to the board.
- Use the **USB cable** to connect the **leftmost** USB connector (the one closest to the power switch) on the DE2-115 board to a USB port on a computer that runs the Quartus II software.
- Turn on the **power** switch on the DE2-115 board.




Installed The USB-Blaster driver

(2/2)

- The computer will recognize the new hardware connected to its USB port.
 - But it will be unable to proceed if it does not have the required driver already installed.
 - The DE2-115 board is programmed by using Altera USB-Blaster mechanism. If the USB-Blaster driver is not already installed, the [New Hardware Wizard](#) will appear.
 - Next →Next →... →OK!

Setup Licensing (1/2)



Setup Licensing (2/2)

Options

Category:

- General
 - EDA Tool Options
 - Fonts
 - Headers & Footers Settings
- Internet Connectivity
 - Notifications
 - Libraries
 - License Setup**
 - Preferred Text Editor
 - Processing
 - Tooltip Settings
- Messages
 - Colors
 - Fonts

Only for IP 140.112.*.*

License Setup

License file: 25000@ddcab.ee.ntu.edu.tw 1

Use LM_LICENSE_FILE variable: 1717@140.112.20.56

Current license

License Type: Full Version

Expiration: 07-sep-2023

Host ID Type: NIC ID

Host ID Value: 10bf48d47936 Wait for floating licenses

Licensed AMPP/MegaCore functions:

Vendor	Product	
Altera (6AF8)	C2H Compiler (D012)	2014.09
Altera (6AF7)	C2H Compiler (D012)	2014.09
Altera (C4D5)	DSP Builder (512A)	2023.09
Altera (6A...)		09
Altera (6AF7)	Alpha Blending Mixer (00B5)	2017.09
Altera (6AF7)	Deinterlacer (00B6)	2017.09
Altera (6AF7)	Scaler (00B7)	2017.09
Altera (6AF7)	SDI Interface (SD, HD) (00AE)	2017.09
Altera (6AF7)	SDI Audio (00E6)	2017.09
Altera (6AF7)	ASI (00B9)	2017.09
Altera (6AF7)	Interlacer (00DC)	2017.09

Local system info


Network Interface Card (NIC) ID: 00ffd0456017, 002683340c99, 5404a63ce2d7

C: drive serial number: 62965304

Software Guard ID: Not found

2

Create a New Project



Directory, Name, Top-Level Entity [page 1 of 5]

What is the working directory for this project?

1 C:/Users/Trumen/Desktop/exp1_traffic ...

What is the name of this project?

2 exp1_traffic same as (top-level) file name ...

What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.

exp1_traffic ...

Use Existing Project Settings...

3

< Back

Next >

Finish

Cancel

25 Help

Add Files [page 2 of 5]

Select the design files you want to include in the project. Click Add All to add all design files in the project directory to the project.

Note: you can always add design files to the project later.

1

2

File name: ...

Add

File Name	Type	Library	Design Entry/Synthesis Tool	HDL Version
-----------	------	---------	-----------------------------	-------------

Add All

Remove

Up

Down

Properties

Specify the path names of any non-default libraries.

3

< Back

Next >

Finish

Cancel

26 Help

Family & Device Settings [page 3 of 5]

Select the family and device you want to target for compilation.
You can install additional device support with the Install Devices command on the Tools menu.

Device family

Family: Cyclone IV E

Devices: All

Target device

- Auto device selected by the Fitter
- Specific device selected in 'Available devices' list
- Other: n/a

Show in 'Available devices' list

Package: Any

Pin count: Any

Speed grade: Any

Name filter:

 Show advanced devices HardCopy compatible only

Available devices:

Name	Core Voltage	LEs	User I/Os	Memory Bits	Embedded multiplier 9-bit elements	PLL
EP4CE115F23C9L	1.0V	114480	281	3981312	532	4
EP4CE115F23I7	1.2V	114480	281	3981312	532	4
EP4CE115F23I8L	1.0V	114480	281	3981312	532	4
EP4CE115F29C7	1.2V	114480	529	3981312	532	4
EP4CE115F29C8	1.2V	114480	529	3981312	532	4
EP4CE115F29C8L	1.0V	114480	529	3981312	532	4
EP4CE115F29C9L	1.0V	114480	529	3981312	532	4

for DE2-115

Companion device

HardCopy:

 Limit DSP & RAM to HardCopy device resources

< Back

Next >

Finish

Cancel

27 Help

exp1_traffic

Project Navigator

Entity

- Cyclone IV E: EP4CE115F29C7
- exp1_traffic

Hierarchy

Files

Design L

Tasks

Flow: Compilation

Customize...

Task

- Compile Design
- Analysis & Synthesis
- Edit Settings

ALTERA®

QUARTUS® II

Version 13.1

View Quartus II Information

Documentation

Notification Center

All [Icons] <<Search>>

Type ID Message

Messages

System Processing


28


0% 00:00:00

Add a PLL Megafunction

Using Quartus Add a PLL Megafunction

- A PLL uses the on-board oscillator (50 MHz for DE2-115 Board) to **create a constant clock frequency** as the input to the counter.
- To create the clock source, you will add a pre-built library of parameterized modules (LPM) megafunction named **ALTPLL**.





The MegaWizard Plug-In Manager helps you create or modify design files that contain custom variations of megafunctions.

Which action do you want to perform?

- Create a new custom megafunction variation
- Edit an existing custom megafunction variation
- Copy an existing custom megafunction variation

Copyright (C) 1991-2013 Altera Corporation

Cancel < Back **Next >** Finish

1

Which megafunction would you like to customize?

Select a megafunction from the list below

Installed Plug-Ins

- Arithmetic
- Communications
- DSP
- Gates
- 1** I/O
- Interfaces
- JTAG-accessible Extensions
- Memory Compiler
- PLL
- Click to Open IP MegaStore

Which device family will you be using?

Cyclone IV E

Which type of output file do you want to create?

- AHDL
- VHDL
- Verilog HDL

What name do you want for the output file?

C:/Users/Trumen/Desktop/exp1_traffic/

Return to this page for another create operation

Note: To compile a project successfully in the Quartus II software, your design files must be in the project directory, in a library specified in the Libraries page of the Options dialog box (Tools menu), or a library specified in the Libraries page of the Settings dialog box (Assignments menu).


Your current user library directories are:

Cancel

< Back

Next >


Finish





About Documentation

- 1 Parameter Settings
 - 2 PLL Reconfiguration
 - 3 Output Clocks
 - 4 EDA
 - 5 Summary
- General/Modes > Inputs/Lock > Bandwidth/SS > Clock switchover >



Currently selected device family: Cyclone IV E
 Match project/default

Able to implement the requested PLL

General

Which device speed grade will you be using? **1** 8 *for DE2-115*

Use military temperature range devices only

What is the frequency of the inclk0 input? **2** 50 MHz

Set up PLL in LVDS mode Data rate: Not Available Mbps

PLL Type

Which PLL type will you be using?

Fast PLL Enhanced PLL Select the PLL type automatically

Operation Mode

How will the PLL outputs be generated?

Use the feedback path inside the PLL

- In normal mode
- In source-synchronous compensation Mode
- In zero delay buffer mode
 - Connect the fbmimic port (bidirectional)
- With no compensation

Create an 'fbin' input for an external feedback (External Feedback Mode)

Which output dock will be compensated for? c0 **3**

Cancel < Back **Next >** Finish



ALTPLL

About

Documentation

1 Parameter
Settings2 PLL
Reconfiguration3 Output
Clocks

4 EDA


5 Summary

General/Modes

Inputs/Lock

Bandwidth/SS

Clock switchover



Able to implement the requested PLL

Optional Inputs

- Create an 'pllena' input to selectively enable the PLL
- Create an 'areset' input to asynchronously reset the PLL
- Create an 'pfdena' input to selectively enable the phase/frequency detector

Lock Output

- Create 'locked' output
- Enable self-reset on loss lock

Advanced Parameters

Using these parameters is recommended for advanced users only

- Create output file(s) using the 'Advanced' PLL parameters
 - Configurations with output clock(s) that use cascade counters are not supported

Uncheck all the options

Cancel

< Back

Next >


Finish

1



About Documentation

- 1 Parameter Settings
 - 2 PLL Reconfiguration
 - 3 Output Clocks
 - 4 EDA
 - 5 Summary
- General/Modes > Inputs/Lock > **Bandwidth/SS** > Clock switchover



Able to implement the requested PLL

Spread Spectrum

The spread spectrum feature allows for a modulation of the PLL clock frequency. The range of the clock frequency deviation is determined by the 'down spread' while 'modulation frequency' controls their period.

More Details >>

Use spread spectrum feature and
Set down spread to percent
Set modulation frequency to KHz

Bandwidth

A lower bandwidth will result in better input jitter rejection and less drift during switchover at the expense of a slower PLL lock time.

More Details >>

How would you like to specify the bandwidth setting?

- Auto
- Preset:
- Custom:

Set bandwidth to MHz
Actual achieved bandwidth MHz

1

Cancel < Back **Next >** Finish



ALTPLL

About

Documentation

1 Parameter Settings

2 PLL Reconfiguration

3 Output Clocks

4 EDA

5 Summary


General/Modes

Inputs/Lock

Bandwidth/SS

Clock switchover

clksrc



Cyclone IV E

Able to implement the requested PLL

Clock Switchover

 Create an 'inclk1' input for a second input clock

What is the frequency of the 'inclk1' input?

100.000

MHz

Input Clock Switch

- Create a 'clkswitch' input to manually select between the input clocks
(The 'clkswitch' input will behave as an input clock selection control input)
- Allow PLL to automatically control the switching between input clocks
(The 'clkswitch' input will behave as a manual override control input)
- Create a 'clkswitch' input to dynamically control the switching between input clocks
- Perform the input clock switchover after input clock cycles
- Create an 'activedock' output to indicate the input clock being used
(0 inclk0 is being used/ 1 inclk1 is being used)
- Create a 'clkbad' output for each input clock
(0 input clock is toggling/ 1 input clock is not toggling)

Cancel

< Back

Next >

Finish

1



ALTPLL


About

Documentation

1 Parameter
Settings2 PLL
Reconfiguration3 Output
Clocks

4 EDA

5 Summary



Cyclone IV E

Dynamic Reconfiguration

- Create optional inputs for dynamic reconfiguration
Used for non-phase (e.g. frequency, duty cycle, bandwidth, etc.) reconfiguration
- Note: Reconfiguration with cascaded counters may not work correctly

Initial Configuration File

Use the following initial configuration file to initialize the altpll_reconfig megafunction (Valid file formats are the Hexadecimal (Intel-format) [.hex] and the Memory Initialization File [.mif]).

File name: .\clksrc.mif

Browse ...

Additional Configuration File

You may create additional configuration file(s) for the current PLL settings. These files may be used to initialize the altpll_reconfig megafunction.

To create a configuration file, enter a valid file name and press the 'Generate A Configuration File' button (Valid file formats are the Hexadecimal (Intel-format) [.hex] and the Memory Initialization File [.mif]).

File name:

Browse ...

Generate a Configuration File

Dynamic Phase Reconfiguration

- Enable phase shift step resolution
 Create optional inputs for dynamic phase reconfiguration

1

Cancel

< Back

Next >


Finish



About Documentation

1 Parameter Settings 2 PLL Reconfiguration 3 Output Clocks 4 EDA 5 Summary

clk c0 > clk c1 > clk c2 > clk c3 > clk c4 >



c0 - Core/External Output Clock

Able to implement the requested PLL

Use this dock

Clock Tap Settings

Enter output clock frequency:

Requested Settings

16 MHz

Actual Settings

16.000000

Enter output clock parameters:

Clock multiplication factor

1

8

Clock division factor

1

25

Clock phase shift

0.00

0.00

Clock duty cycle (%)

50.00

50.00

Note: The displayed internal settings of the PLL is recommended for use by advanced users only

Description	Val
Primary dock VCO frequency (MHz)	4...
Modulus for M counter	8

Per Clock Feasibility Indicators

c0 c1 c2 c3 c4

40

Cancel < Back Next > Finish




About

Documentation

1 Parameter
Settings2 PLL
Reconfiguration3 Output
Clocks

4 EDA

5 Summary



Turn on the files you wish to generate. A gray checkmark indicates a file that is automatically generated, and a green checkmark indicates an optional file. Click Finish to generate the selected files. The state of each checkbox is maintained in subsequent MegaWizard Plug-In Manager sessions.

The MegaWizard Plug-In Manager creates the selected files in the following directory:

C:\Users\Trumen\Desktop\exp1_traffic\

File	Description
<input checked="" type="checkbox"/> dksrc.v	Variation file
<input checked="" type="checkbox"/> dksrc.ppf	PinPlanner ports PPF file
<input type="checkbox"/> dksrc.inc	AHDL Include file
<input type="checkbox"/> dksrc.cmp	VHDL component declaration file
<input type="checkbox"/> dksrc.bsf	Quartus II symbol file
<input type="checkbox"/> dksrc_inst.v	Instantiation template file
<input checked="" type="checkbox"/> dksrc_bb.v	Verilog HDL black-box file

Cancel

< Back

Next >

Finish

Quartus II IP Files

When you create an Altera IP variation, a Quartus II IP File is generated. Quartus II IP Files are used to represent the Altera IP in your design. Do you want to add the Quartus II IP File to the project?

Automatically add Quartus II IP Files to all projects

(Note: Turning on this option permanently suppresses this dialog box. You can change this setting in the Options dialog box)

2

Yes


No


Help

Assign the Pins

Assign the Pins

- Before making pin assignments...





Pin Planner - C:/Users/Trumen/Desktop/exp1_traffic/exp1_traffic - exp1_traffic

File Edit View Processing Tools Window Help Search altera.com

Groups
Named: *

Node Name	Direction	Local
out HEX0[6..0]	Output Group	
out HEX0[6]	Output	PIN_H22

Groups Report

Tasks
Run Analysis and Elaboration
Early Pin Planning
Early Pin Planning...

Top View - Wire Bond
Cyclone IV E - EP4C10-10K100-030-030

Named: * Edit: [X] [Y] Filter: Pins: all

Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved
out HEX0[0]	Output	PIN_G18	7	B7_N2	2.5 V (default)	
out HEX0[1]	Output	PIN_F22	7	B7_N0	2.5 V (default)	
out HEX0[2]	Output	PIN_E17	7	B7_N2	2.5 V (default)	
out HEX0[3]	Output	PIN_L26	6	B6_N1	2.5 V (default)	
out HEX0[4]	Output	PIN_L25	6	B6_N1	2.5 V (default)	
out HEX0[5]	Output	PIN_J22	6	B6_N0	2.5 V (default)	
out HEX0[6]	Output	PIN_H22	6	B6_N0	2.5 V (default)	
in ck	Input	PIN_Y2	2	B2_N0	2.5 V (default)	
in pause	Input	PIN_AB28	5	B5_N1	2.5 V (default)	
in rst_n	Input				2.5 V (default)	
<<new node>>						

for DE2-115

Type "M23", then push Enter


All Pins 45 0% 00:00:00


Now, you are finished creating your Quartus II design!

Create a Default TimeQuest SDC File

Create a Default TimeQuest SDC File

- **Timing settings** are critically important for a successful design.
- For this tutorial you will create a basic **Synopsys Design Constraints File (.sdc)** that the Quartus II TimeQuest Timing Analyzer uses during design compilation.
- For more **complex designs**, you will need to consider the timing requirements more carefully.





1
2

Report Pane

Lists generated report panels.

Tasks Pane

Lists common tasks you can perform. You can double-click a command to

View Pane

Displays selected report panels. You can split the **View** pane into sub-panes by dragging the splitter control in the upper right corner of the pane.

Console


```
command.  
- Type "exit" to exit.  
- Type "help" to view a list of Quartus II Tcl packages.  
- Type "help <package name>" to view a list of Tcl commands  
  available for the specified Quartus II Tcl package.  
- Type "help -tcl" to get an overview on Quartus II Tcl usages.  
*****  
tcl> project_open -force "C:/Users/Trumen/Desktop/exp1_traffic/exp1_traffic.qpf" -revision exp  
tcl>
```

```
1 create_clock -period 20 [get_ports clk]
2 create_clock -period 62.5 -name clk_16
3 derive_pll_clocks
4 derive_clock_uncertainty
5 set_input_delay 0 -clock clk_16 [all_inputs]
6 set_output_delay 0 -clock clk_16 [all_outputs] |
```

```
create_clock -period 20 [get_ports clk]
create_clock -period 62.5 -name clk_16
derive_pll_clocks
derive_clock_uncertainty
set_input_delay 0 -clock clk_16 [all_inputs]
set_output_delay 0 -clock clk_16 [all_outputs]
```

If we do not use pll:

```
create_clock -period 20 [get_ports clk]
derive_clock_uncertainty
set_input_delay 0 -clock clk [all_inputs]
set_output_delay 0 -clock clk [all_outputs]
```



Compile and Verify Your Design

Compile Your Design

- After creating your design you must compile it.
- Compilation converts the design into a bitstream that can be downloaded into the FPGA.
- The most important output of compilation is an **SRAM Object File (.sof)**, which you use to program the device.



Project Navigator

Entity

- Cydone IV E: EP4CE115F29C7
 - exp1_traffic
 - dksrc:dksrc1

Hierarchy | Files | Design L

Tasks

Flow: **Compilation** | Customize...

Task
Compile Design
Analysis & Synthesis

Compilation Report - exp1_traffic

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Elaboration
 - Flow Messages
 - Flow Suppressed Messages

Flow Summary

Flow Status	Successful - Sun Sep 15 2013
Quartus II 64-Bit Version	13.0.1 Build 232 06/12/2013
Revision Name	exp1_traffic
Top-level Entity Name	exp1_traffic
Family	Cyclone IV E
Device	EP4CE115F29C7
Timing Models	Final
Total logic elements	N/A until Partition Merge
Total combinational functions	N/A until Partition Merge
Dedicated logic registers	N/A until Partition Merge
Total registers	N/A until Partition Merge
Total pins	N/A until Partition Merge
Total virtual pins	N/A until Partition Merge
Total memory bits	N/A until Partition Merge
Embedded Multiplier 9-bit elements	N/A until Partition Merge
Total PLLs	N/A until Partition Merge

Messages

All | Search <<Search>>

Type	ID	Message
Info	12130	Elaborated megafunction instantiation "clksrc:clksrc1 altpll:altpll_component"
Info	12133	Instantiated megafunction "clksrc:clksrc1 altpll:altpll_component" with the following parameters
Info	12021	Found 1 design units, including 1 entities, in source file db/clksrc_altpll.v
Info	12128	Elaborating entity "clksrc_altpll" for hierarchy "clksrc:clksrc1 altpll:altpll_component clksrc:clksrc1 altpll:altpll_component"
Info		Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 0 warnings

54

Compilation Report


- Make sure there is no error.

Flow Summary	
Flow Status	Successful - Mon Sep 16 14:59:00 2013
Quartus II 64-Bit Version	13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version
Revision Name	exp1_traffic
Top-level Entity Name	exp1_traffic
Family	Cyclone IV E
Device	EP4CE115F29C7
Timing Models	Final
Total logic elements	37 / 114,480 (< 1 %)
Total combinational functions	37 / 114,480 (< 1 %)
Dedicated logic registers	36 / 114,480 (< 1 %)
Total registers	36
Total pins	10 / 529 (2 %)
Total virtual pins	0
Total memory bits	0 / 3,981,312 (0 %)
Embedded Multiplier 9-bit elements	0 / 532 (0 %)
Total PLLs	1 / 4 (25 %)

Program the FPGA Device

- After compiling and verifying your design you are ready to program the FPGA on the development board.
- You download the **SOB** you just created into the FPGA using the **USB-Blaster** circuitry on the board.





Programmer - C:/Users/Trumen/Desktop/exp1_traffic/exp1_traffic - exp1_traffic - [output_files/exp1_traffic.cdf]

File Edit **View** Processing Tools Window Help


Hardware Setup... No Hardware Mode: JTAG Progress:

Enable real-time ISP to allow background programming (for MAX II and MAX V devices)

File	Device	Checksum	Usercode	Program/Configure	Verify	Blank-Check	Examine
output_files/exp1_traffic...	EP4CE115F29	00568973	00568973	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Start Stop Auto Detect Delete Add File... Change File... Save File Add Device... Up Down

The diagram shows a square integrated circuit labeled 'ALTERA' and 'EP4CE115F29'. An arrow labeled 'TDI' points into the left side of the chip. Another arrow labeled 'TDO' points out from the bottom-left corner of the chip.



Programmer - C:/Users/Trumen/Desktop/exp1_traffic/exp1_traffic - exp1_traffic - [output_files/exp1_traffic.cdf]

File Edit View Processing Tools Window Help Search altera.com

Hardware Setup... USB-Blaster [USB-0] Mode: JTAG Progress:

Enable real-time ISP to allow background programming (for MAX II and MAX V devices)

Start
Stop
Auto Detect
Delete
Add File...
Change File...
Save File
Add Device...
Up
Down

File	Device	Checksum	Usercode	Program/Configure	Verify	Blank-Check	Examine
output_files/exp1_traffic.sof	EP4CE115F29	00568973	00568973	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

The diagram shows a square integrated circuit labeled 'ALTERA' and 'EP4CE115F29'. An arrow labeled 'TDI' points into the top-left corner of the chip. Another arrow labeled 'TDO' points out from the bottom-left corner of the chip.

Programmer - C:/Users/Trumen/Desktop/exp1_traffic/exp1_traffic - exp1_traffic - [output_files/exp1_traffic.cdf]

File Edit View Processing Tools Window Help Search altera.com

Hardware Setup... USB-Blaster [USB-0] Mode: JTAG Progress: 100% (Successful)

Enable real-time ISP to allow background programming (for MAX II and MAX V devices)


File	Device	Checksum	Usercode	Program/Configure	Verify	Blank-Check	Examine
output_files/exp1_traffic.sof	EP4CE115F29	00568973	00568973	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Start Stop Auto Detect Delete Add File... Change File... Save File Add Device... Up Down

~ ~ Finish ~ ~

Demo Video

- 10 seconds countdown system



Configuring the Cyclone IV E FPGA

Configuring the FPGA

- JTAG programming


In this method of programming, named after the IEEE standards [Joint Test Action Group](#), the configuration bit stream is downloaded directly into the Cyclone IV E FPGA. The FPGA will retain this configuration as long as power is applied to the board; the configuration information will be lost when the power is turned off.

- AS programming

In this method, called [Active Serial programming](#), the configuration bit stream is downloaded into the Altera EPCS64 serial configuration device. It provides [non-volatile storage](#) of the bit stream, so that the information is retained even when the power supply to the DE2-115 board is turned off. When the board's power is turned on, the configuration data in the EPCS64 device is automatically loaded into the Cyclone IV E FPGA.


JTAG Chain (1/2)

- To use JTAG interface for configuring FPGA device, the JTAG chain on DE2-115 must form a close loop that allows Quartus II programmer to detect FPGA device.




JTAG Chain (2/2)

- Shorting **pin1** and **pin2** on JP3 can disable the JTAG signals on HSMC connector that will form a close JTAG loop chain on DE2-115 board. Thus, only the on board FPGA device (Cyclone IV E) will be detected by Quartus II programmer.




Configuring the FPGA in JTAG Mode (1/2)

- This figure illustrates the JTAG configuration setup.




Configuring the FPGA in JTAG Mode (2/2)

1. Ensure that power is applied to the DE2-115 board.
2. Configure the JTAG programming circuit by setting the RUN/PROG slide switch (SW19) to the RUN position.
3. Connect the supplied USB cable to the USB Blaster port on the DE2-115 board.
4. The FPGA can now be programmed by using the Quartus II Programmer to select a configuration bit stream file with the `.sof` filename extension.



Configuring the EPCS64 in AS Mode (1/2)

- This figure illustrates the AS configuration setup.



Configuring the EPCS64 in AS Mode (2/2)

1. Ensure that power is applied to the DE2-115 board.
2. Connect the supplied USB cable to the USB Blaster port on the DE2-115 board.
3. Configure the JTAG programming circuit by setting the RUN/PROG slide switch (SW19) to the PROG position.
4. The EPCS64 chip can now be programmed by using the Quartus II Programmer to select a configuration bit stream file with the `.pof` filename extension.
5. Once the programming operation is finished, set the RUN/PROG slide switch back to the RUN position and then reset the board by turning the power switch off and back on; this action causes the new configuration data in the EPCS64 device to be loaded into the FPGA chip.

Programmer Object File

- Programmer Object File is a binary file (with the extension **.pof**) containing the data for programming a configuration device.
- A Programmer Object File for a configuration device can be generated by the **Convert Programming Files command** (File menu).

1

Quartus II 64-Bit - C:/Users/Trumen/Desktop

File Edit View Project Assignments Pro

- New... Ctrl+N
- Open... Ctrl+O
- Close Ctrl+F4
- New Project Wizard...
- Open Project... Ctrl+J
- Save Project
- Close Project
- Save Ctrl+S
- Save As...
- Save All Ctrl+Shift+S
- File Properties...
- Create / Update
- Export...
- Convert Programming Files...**
- Page Setup...
- Print Preview
- Print... Ctrl+P
- Recent Files
- Recent Projects
- Exit Alt+F4

2

Convert Programming File - C:/Users/Trumen/Desktop/exp1_traffic/exp1_traffic - ex...

File Tools Window Search altera.com

Specify the input files to convert and the type of programming file to generate. You can also import input file information from other files and save the conversion setup information created here for future use.

Conversion setup files

Open Conversion Setup Data... Save Conversion Setup...

Output programming file

Programming file type: Programmer Object File (.pof) **3**

Configuration device: EPCS64 **for DE2-115**

File name: output_files/exp1_traffic.pof **4**

Advanced... Remote/Local update difference file:

Create Memory Map File (Generate...)

Create CvP files (Generate exp1_...

Input files to convert

File/Data area	Prop
5 SOF Data	Page_0 <auto>

Add Sof Page

6 Add File...

Remove

Up

Down

Properties

9 Generate Close 72 Help

Select Input File

Look in: C:\...


My Computer Trumen

exp1_traffic.sof **7**

File name: exp1_traffic.sof **8**

Files of type: SRAM Object Files (*.sof)

Open Cancel



System Processing

Opens a Programmer window

73

100% 00:00:42

Programmer - C:/Users/Trumen/Desktop/exp1_traffic/exp1_traffic - exp1_traffic - [ou... [-] [Maximize] [Close]

File Edit View Processing Tools Window Help Search altera.com

Hardware Setup... USB-Blaster [USB-0] Mode: Active Serial Programming Progress:

Enable real-time ISP to allow background programming (for MAX II and MAX V devices)

2

Start Stop Auto Detect Delete Add File... Change File... Save File Add Device... Up Down

File	Device	Checksum	Usercode	Program/Configure
output_files/exp1_traffic...	EPCS64	49AAFEBE	00000000	<input checked="" type="checkbox"/>

1

ASDI → 

Programmer - C:/Users/Trumen/Desktop/exp1_traffic/exp1_traffic - exp1_traffic - [output_files/exp1_tr...

File Edit View Processing Tools Window Help Search altera.com

Hardware Setup... USB-Blaster [USB-0] Mode: Active Serial Programming Progress: 100% (Successful)
 Enable real-time ISP to allow background programming (for MAX II and MAX V devices)

- Start
- Stop
- Auto Detect
- Delete
- Add File...
- Change File...
- Save File
- Add Device...
- Up
- Down

File	Device	Checksum	Usercode	Program/Configure	Verify	Blank-Check
output_files/exp1_traffic...	EPCS64	49AAFEBE	00000000	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>



The End.

Any question?

Reference

1. http://en.wikipedia.org/wiki/Field-programmable_gate_array
2. "My First FPGA for Altera DE2-115 Board" by Terasic Technologies Inc.
3. "DE2-115 User Manual" by Terasic Technologies Inc.