My First FPGA for Altera DE2-115 Board

0

Digital Circuit Lab

TA: Po-Chen Wu



Outline

- Complete Your Verilog Design
- Assign The Device
- Add a PLL Megafunction
- Assign the Pins
- Create a Default TimeQuest SDC File
- Compile and Verify Your Design
- Configuring the Cyclone IV E FPGA



Complete Your Verilog Design



0

exp1_traffic.v (1/5)

0

It is a 10 seconds countdown system.

<pre>module exp1_traffic (clk,</pre>	module name = file name	
rst_n,		
pause, HEX0		
);		
<pre>//==== parameter definition = // for finite state machi parameter S_NORMAL = 1'de parameter S_PAUSE = 1'd1</pre>	ine ; ; ;	
<pre>// for countdown parameter C_PERIOD = 4'd9</pre>);	
<pre>//==== in/out declaration === // input input clk; input rst_n; // reset sig input pause; // pause sig</pre>	gnal (button) gnal (switch)	The countdown system can be aused by turning on the switch.
<pre>// output output [6:0] HEX0;</pre>		

exp1_traffic.v (2/5)





exp1_traffic.v (3/5)



6

 \bigcirc

exp1_traffic.v (4/5)





exp1_traffic.v (5/5)

```
always@( posedge clk_16 or negedge rst_n ) begin
       if( rst n==0 ) begin
          clks
               <= 24'd0;
          state
                 <= S_NORMAL;
          countdown <= C PERIOD;</pre>
          HEX0
                  <= 7'h7f;
      end
      else begin
          clks
                  <= next clks;
          state
                  <= next_state;
          countdown <= next_countdown;</pre>
          HEX0
                  <= next HEX0;
      end
   end
endmodule
```



0

 \bigcirc

Notepad++ (1/5)



	N	otepad]++ (2	2/5)			
C:\Use File Ed	ers\Trumen\Deskto it Search View	p\exp1_traffic\exp1_traffic.v - Notepa Encoding Language Settings N	d++ 1acro Run Plugins Wi	ndow ? X			
exp1_	traffic.v	p1_traffic (nces onfigurator ıt Mapper				
2 3	clk, rst n	Preferences	•				
4	pause	Print		Backup/Auto-Com	bletion	MISC.	
6);	General Editing	New Docur	ment/Default Directory	File Association 3	Language Menu/Tab Settings	
7 8 9 10 11 12 13 14 15 16 • • • • • • • • • • • • • • • • • • •	<pre>₽//==== pa // fc param param // fc param</pre>	Make lan Availab Normal Tex PHP C C++ C# Objective-C Java Resource fil HTML XML Makefile Pascal Batch MS INI file MS-DOS Str	Language M guage menu compact le items	Disabled items	Tab 4	ab Settings	
0				5 Close			

Notepad++ (3/5)



Notepad++ (4/5)

0

0

X +C	*C:\Users\Trumen\Desktop\exp1_traffic\exp1_traffic.v - Notepad++										
File	Edit	Search	View	Encoding	Languag	ge Setting	s Macro	Run Plu	Jgin	ns Window ? X	
		Undo			Ctrl+Z	2 8 4	2 🗟 🤄	: 🖪 🖼			_
e :		Redo			Ctrl+Y					Column / Multi-Selection Editor	×
6		Cut			Ctrl+X	intdow	m = c	ountdo	W.		
6		Сору			Ctrl+C					Text to Insert	
6		Paste			Ctrl+V						
6		Delete			DEL	plays	5			Cancel	
7		Select All			Ctrl+A	1 -				Concer	
7		Copy to Cl	lipboard	d	+)wn)					
7		Indent			•	7'd:	next	HEX0	=	Number to Insert	
7		Convert Ca	ase to		+	7'd:	next	HEX0	=		
7		Line Opera	ations		+	7'd:	next	HEX0	=	Initial number: 0	
7		Comment/	/Uncom	nment	•	7'd:	next	HEX0	=	3	
7		Auto-Com	pletion		•	7'd:	next	_HEXO	=	Increase by : 1 Leading zeros	
7		EOL Conve	ersion		•	7'd:	next	_HEXO	=	Format	
7		Blank Ope	rations		+	7'd:	next	_HEXO	=	Tomac	
7		Paste Spec	cial		•	7'd:	next	_HEXO	=	Dec O Hex	
8		Column M	lode	2		7'd:	next	_HEXO	=	O Ost	
8		Column Ed	ditor		Alt+C	7'd:	next	_HEXO	=	BIT	
8		Character	Panel			next	_HEXO	= 7'b)1:		
8		Clipboard	History								
8		Set Read-0	Only						Ļ		_
8		Clear Read	d-Only F	lag						-	
•	-		_			-				12	
ngtł	n: 312	25 lines : 1	.02	Ln:81 Co	ol:25 Se	I:N/A	[)os\Windov	vs	ANSI INS	

 \bigcirc

Notepad++ (5/5)



Assign The Device

Introduction to FPGA (1/3)

- A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by a designer after manufacturing.
 - An electronic device is said to be fieldprogrammable if it can be modified "in the field".





Introduction to FPGA (2/3)

- FPGAs contain programmable logic components called "logic blocks", and a hierarchy of reconfigurable interconnects that allow the blocks to be "wired together".
- FPGAs can be used to implement any logical function that an ASIC could perform.



Introduction to FPGA (3/3)

- Xilinx and Altera are the current FPGA market leaders and long-time industry rivals.
 - Both Xilinx and Altera provide free Windows and Linux design software (ISE and Quartus)



Altera's Main FPGA Products

- Stratix series FPGAs are the largest, highest bandwidth devices, with up to 1.1 million logic elements.
- Cyclone series FPGAs and are the company's lowest cost, lowest power FPGAs.
- Arria series FPGAs are between the two device families above.



Altera® Development Kits

http://www.altera.com/products/devkits/kit-dev_platforms.jsp

 Development kits include software, reference designs, cables, and programming hardware (development board).





Installed The USB-Blaster driver

- Plug in the 12-volt adapter to provide power to the board.
- Use the USB cable to connect the leftmost USB connector (the one closest to the power switch) on the DE2-115 board to a USB port on a computer that runs the Quartus II software.
- Turn on the power switch on the DE2-115 board.



Installed The USB-Blaster driver

- The computer will recognize the new hardware connected to its USB port.
 - But it will be unable to proceed if it does not have the required driver already installed.
 - The DE2-115 board is programmed by using Altera USB-Blaster mechanism. If the USB-Blaster driver is not already installed, the New Hardware Wizard will appear.
 - Next \rightarrow Next \rightarrow ... \rightarrow OK!



Setup Licensing (1/2)



Setup Licensing (2/2)

4 General	License Setup		
EDA Tool Options Fonts	License file: 25000@dclab.ee.	ntu.edu.tw	
Headers & Footers Settings			
 Internet Connectivity Notifications 		sole. 1717@140.112.20.56	
Libraries	Current license	Web License	Update
License Setup	License Type: Full Ve	ersion	
Preferred Text Editor	Expiration: 07-se	p-2023 Begin 30-day G	race Period
Tooltip Settings	Host ID Type: NIC II	D	
 Messages 	Host ID Value: 10bf4	₩8d47936 Wait for floating license	es
Colors Fonts	Licensed AMPP/MegaCore funct	tions:	
	Vendor	Product	×
	Altera (6AF8)	C2H Compiler (D012)	2014.09
	Altera (6AF7)	C2H Compiler (D012)	2014.09 😑
	Altera (C4D5)	DSP Builder (512A)	2023.09
	Altera (6A Make SU	re these items appear	and ⁹⁹
	Altera (6A		09
	Altera (6A NOW YOU	can complie your desig	IN. 09
	Altera (6Al-5)		2017.09
	Altera (6AF7)	Alpha Blending Mixer (0085)	2017.09
	Altera (6AF7)	Scaler (00B7)	2017.09
	Altera (6AE7)	SDI Interface (SD_HD) (00AE)	2017.09
	Altera (6AE7)	SDI Audio (00E6)	2017.09
	Altera (6AF7)	ASI (00B9)	2017.09
	Altera (6AF7)	Interlacer (00DC)	2017.09
	·		*
	L ocal system info		
	Local system into		
		TD: 00ffd0456017 000692240-00 E404-6	3ce2d7
	Network Interface Card (NIC)	10. 00100436017,002663340099,340486	
	C: drive serial number:	62965304	j

Create a New Project



74				- I
84 N	ew F	rou	ect V	Vizard
2 C				12010

Directory, Name, Top-Level Entity [page 1 of 5]

What is the working directory for this project?

C:/Users/Trumen/Desktop/exp1_traffic

What is the name of this project?

exp1_traffic same as (top-level) file name

What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.

exp1_traffic

Use Existing Project Settings...

-	_	
1		

Finish

3

Next >

< Back

25_{elp}

х

....

....

....

🚳 New Project Wizard

Add Files [page 2 of 5]

Select the design files you want to include in the project. Click Add All to add all design files in the project directory to the project. Note: you can always add design files to the project later.

_
_
_

File name: exp1_traffic.v	Add
File Name Type Library Design Entry/Synthesis Tool HDL Version	Add All
	Remove
	Up
	Down
	Properties
Specify the path names of any non-default libraries. User Libraries	
	3
	< Back Next > Finish Cancel 2Aelp

x

🍓 New Project Wizard

Family & Device Settings [page 3 of 5]

Select the family and device you want to target for compilation. You can install additional device support with the Install Devices command on the Tools menu.

Device family	1	Show in 'Availa	ble devices' list
Family: Cyclone IV E	•	Package:	Any 🔹
Devices: All	-	Pin count:	Any 🔹
Target device		Speed grade:	Any 🔹
Auto device selected by the Fitter		Name filter:	
 Specific device selected in 'Available devices' list 		V Show adva	anced devices 🗌 HardCopy compatible only
Other: n/a			

х

Ŧ

27_{Help}

Cancel

Available devices:

Name	Core Voltage	LEs	User I/Os	Memory Bits	Embedded multiplier 9-bit elemen	ts Pl	L ^
EP4CE115F23C9L	1.0V	114480	281	3981312	532	4	
EP4CE115F23I7	1.2V	114480	281	3981312	532	4	2
EP4CE115F23I8L	1.0V	114480	281	3981312	532 for DE2-115	4	_2
EP4CE115F29C7	1.2V	114480	529	3981312	532	4	
EP4CE115F29C8	1.2V	114480	529	3981312	532	4	
EP4CE115F29C8L	1.0V	114480	529	3981312	532	4	
EP4CE115E29C9	1 OV	114480	529	3981312	532	4	
•							Þ

Companion device

HardCopy:

Limit DSP & RAM to HardCopy device resources

< Back	1
< DdCK	J

Next >

3

Finish

🚳 Quartus II 64-Bit - C:/Users/Trumen/Desktop/exp	1_traffic/exp1_traffic - exp1_traffic	
File Edit View Project Assignments Processing	Tools Window Help 🐬	Search altera.com
🗋 💕 🗐 🦪 🕹 🗈 🛍 🔊 (*) 🛛 exp1_traffi	• 😿 🔮 🏒	🧳 💝 🧼 💿 🕨 🧭 🖄 🕲 👷 »
💷 🕨 🖄 😓 🤣 🎏 📸 🖓 🥸 🕍 🌿 P	🌮 🕸 🛛 🖧 😒 🐚 👷 🦑 🥥	
Project Navigator 🛛 🕂 🗗 🗙		
Entity		
Hierarchy Files Design L	UAR	ΓUS®IJ
Flow: Compilation Customize		Version 13.
Task A		S View Quartus II
Analysis & Synthesis		Documentation
Edit Settings 👻		Notification Center
× ▲ ② ふ ▲ マ < <search>></search>	~	
4 Type ID Message		
<u>B</u>		
		4
System (Processing)		28 0% 00:00:00

Add a PLL Megafunction

Using Quartus Add a PLL Megafunction

- A PLL uses the on-board oscillator (50 MHz for DE2-115 Board) to create a constant clock frequency as the input to the counter.
- To create the clock source, you will add a prebuilt library of parameterized modules (LPM) megafunction named ALTPLL.





💱 MegaWizard Plug-In Manager [page 1]



The MegaWizard Plug-In Manager helps you create or modify design files that contain custom variations of megafunctions.

Which action do you want to perform?

Oreate a new custom megafunction variation

Edit an existing custom megafunction variation

Copy an existing custom megafunction variation

Copyright (C) 1991-2013 Altera Corporation

 1
Cancel < Back Next > Finish



0

х







K MegaWizard Plug-In Manager [page 3 of 14]	? ×
ALTPLL	About Documentation
Parameter 2 PLL 3 Output 4 Settings Reconfiguration Clocks 4	EDA 5 Summary
General/Modes > Inputs/Lock > Bandwidth/SS	> Clock switchover >
clksrc	Currently selected device family: Cydone IV E
jnclk0 inclk0 frequency: 50.000 MHz cc0 Operation Mode: Normal locked Cyclone IV E General Cyclone IV E for DE2-115 Which device speed grade will you be using? 1 Bernal Image: Section Provide the frequency of the inclk0 input? Set up PLL in LVDS mode Data rate: Not Available The Mbps PLL Type Which PLL type will you be using? PLL Type Image: Select the PLL type automatically Operation Mode How will the PLL outputs be generated?	
	 Use the feedback path inside the PLL In normal mode In source-synchronous compensation Mode In zero delay buffer mode Connect the fbmimic port (bidirectional) With no compensation Create an 'fbin' input for an external feedback (External Feedback Mode) Which output dock will be compensated for?
	Cancel < Back Next > Finish


ALTPLL		
meter 2 PLL 3 Output	4 EDA 5 Summary	
ngs Reconfiguration Clocks		
clksrc	Able to implement the requested PLL	
inclk0 frequency: 50.000 MHz Operation Mode: Normal	Spread Spectrum	
Clk Ratio Ph (dg) DC (%) c0 1/1 0.00 50.00	The spread spectrum feature allows for a modulation of the PLL dock frequency. The range of the dock frequency deviation is More Details >>	
Cyclone IV E	determined by the 'down spread' while 'modulation frequency' controls their period.	
	Set down spread to 0.500 percent	
	Set modulation frequency to 50.000 KHz 💌	
	Bandwidth	
	A lower bandwidth will result in better input jitter rejection and less	
	More Details >>	
	How would you like to specify the bandwidth setting?	
	Preset Low V	
	Set bandwidth to 1.000 MHz	
	Actual achieved bandwidth 0.000000 MHz	
	1	

)		
< MegaWizard Plug-In Manager [page 6 of 14]		S X
	Abo	Documentation
1 Parameter 2 PLL 3 Output 4 EDA 5 Summary Settings Reconfiguration Clocks Clocks Clock switcheyer		
General/ModesInputs/LockBandwidth/ssClock switchover		
Able to implement the requested PLL		
Clock Switchover		
inclk0 frequency: 50.000 MHz C0 Create an 'inclk1' input for a second input clock		
What is the frequency of the 'indk1' input?	100.000	MHz 🔻
c0 1/1 0.00 50.00		
Ovelope IV E Ovelope IV E	etween the input clocks	
(The 'clkswitch' input will behave as an input of	lock selection control input)	
Allow PLL to automatically control the switchin (The 'dkgwitch' input will behave as a mapual	g between input clocks	
Create a 'clkswitch' input to dynamically contro	of the switching between inp	ut docks
Perform the input clock switchover after 1	input	dock cycles
Create an 'active deck' eviteut to indicate the inr	ut dock being used	
(0 indk0 is being used/ 1 indk1 is being used)	at clock being asea	
Create a 'dkbad' output for each input dock		
(0 input clock is toggling/ 1 input clock is not tog	gling)	
		1
	Cancel < <u>B</u> ack	Next > Finish

MegaWizard Plug-In Manager [page 7]	of 14]
	<u>About</u> <u>D</u> ocumentation
Parameter PLL Settings Reconfiguration Cloce	but 4 EDA 5 Summary ks
clksrc inclk0 Deration Mode: Normal Clk Ratio Ph (dg) DC (%) od 1/1 0.00 50.00 Cyclone IV E	Dynamic Reconfiguration Concerte optional inputs for dynamic reconfiguration Used for non-phase (e.g. frequency, duty cycle, bandwidth, etc.) reconfiguration - Note: Reconfiguration with cascaded counters may not work correctly Initial Configuration File Use the following initial configuration file to initialize the altpll_reconfig megafunction (Valid file formats are the Hexadecimal (Intel-format) [.hex] and the Memory Initialization File [.miff]). File name: _dksrc.mif Browse Additional Configuration File You may create additional configuration file(s) for the current PLL settings. These files may be used to initialize the altpl_reconfig megafunction. To create a configuration file, enter a valid file name and press the 'Generate A Configuration File' button (Valid file formats are the Hexadecimal (Intel-format) [.hex] and the Memory Initialization File 'button (Valid file formats are the Hexadecimal (Intel-format) [.hex] and the Memory Initialization File 'button (Valid file formats are the Hexadecimal (Intel-format) [.hex] and the Memory Initialization File 'button (Valid file formats are the Hexadecimal (Intel-format) [.hex] and the Memory Initialization File 'button (Valid file formats are the Hexadecimal (Intel-format) [.hex] and the Memory Initialization File [.mif]). File name: Browse Generate a Configuration File Dynamic Phase Reconfiguration Enable phase shift step resolution Create optional inputs for dynamic phase reconfiguration Image: Cancel Mext > 3

MegaWizard Plug-In Manager [page 8 o	f 14]	2 X	C
		<u>A</u> bout <u>D</u> ocumentation	
1 Parameter 2 PLL 3 Output Settings Reconfiguration Cloc dk c0 dk c1 dk c2 dk c4	ut 4 EDA 5 Summary		
Clksrc inclk0 frequency: 50.000 MHz Operation Mode: Normal Clk Ratio Ph (dg) DC (%) c0 8/25 0.00 50.00 Cyclone IV E	Clock duty cycle (%)	Requested Settings Actual Settings 16 MHz 16 MHz 10 4 10 4 10 4 10 16 10 4 10 10 10	
	Note: The displayed internal settings of the PLL is recommended for use by advanced users only	Description Val. Primary clock VCO frequency (MHz) 4 Modulus for M counter 8 Image: Clock Feasibility Indicators Image: Clock Feasibility Indicators	
		c0 c1 c2 c3 c4	
		Cancel < Back Next > Finish 2	C

0			9 52
~	MegaWizard Plug-In Manager [page 14 of 14	4]	
			<u>About</u> <u>Documentation</u>
1	Parameter 2 PLL 3 Output Settings Reconfiguration Clocks	4 EDA 5 Summary	
	clksrc	Turn on the files you wish to green checkmark indicates a checkbox is maintained in su The MegaWizard Plug-In Ma	o generate. A gray checkmark indicates a file that is automatically generated, and a an optional file. Click Finish to generate the selected files. The state of each ubsequent MegaWizard Plug-In Manager sessions. anager creates the selected files in the following directory:
	inclk0 inclk0 frequency: 50.000 MHz	C: \Users \Trumen \Desktop \e	xp1_traffic\
	Operation Mode: Normal	File	Description
	Clk Ratio Ph (dg) DC (%)	✓ clksrc.v	Variation file
	00 0/20 0.00 00.00	✓ clksrc.ppf	PinPlanner ports PPF file
	Cyclone IV E	clksrc.inc	AHDL Include file
		clksrc.cmp	VHDL component declaration file
		clksrc.bsf	Quartus II symbol file
		clksrc_inst.v	Instantiation template file
		<pre>clksrc_bb.v</pre>	Verilog HDL black-box file
	🌍 Quartus II IP Files		<u> </u>
	When you create an Altera IP variation, a Quartus	II IP File is generated. Quart	Cancel < Back Next > Finish
	II IP files are used to represent the Altera IP in yo the Quartus II IP file to the project?	ur design. Do you want to ad	
	Automatically add Quartus II IP Files to all proje	ects	
	Note: Turping on this option permanently suppres	ses this dialog box. You can	
	change this setting in the Options dialog box)	ses this dialog box. Tot carr	
	2		
0			41 @
	Yes	No Help	
-			



Assign the Pins

Before making pin assignments...

🔇 Quartus II 64-Bit - C:/Users/Trumen/I	Desktop	o/exp1_traffic/exp1_traffic - e	exp1_traffic				x
File Edit View Project Assignments	Process	sing Tools Window Help	P	_	Se	arch altera.com	٠
i 🗋 💕 🖬 🎒 X 🖬 🛍 ७ ୯	500 St	top Processing	Ctrl+Shift+C	ø	😻 🤣 💷 🕨 🦻 💆	👷 🧞 🥥 🥘	>>
) 💿 🕨 🖄 📩 🐓 🗳 📸 🏙 🆓 (🕨 St	tart Compilation	Ctrl+L				
Project Navigator 4	🛛 A	nalyze Current File	2				
Entity	St	tart	•	► _E	Start Hierarchy Elaboration	3	
A Cyclone IV E: EP4CE115F29C7	U	Ipdate Memory Initialization File		►⁄	Start Analysis & Elaboration		
Image: Provide a state of the state of t	🍚 o	Compilation Report	Ctrl+R	1	Start Analysis & Synthesis	Ctrl+K	
	🍚 D	ynamic Synthesis Report		16	Start Partition Merge		
	4 PC	owerPlay Power Analyzer Tool		1	Start Fitter		
	tur s	SN Analyzer Tool		Note	Start Assembler		
				٢	Start TimeQuest Timing Analyzer	Ctrl+Shift+T	
< <u> </u>	•			M	Start EDA Netlist Writer		
Hierarchy Files Design L	▲ ►	<u></u>		2	Start Design Assistant	43	





Now, you are finished creating your Quartus II design!

Create a Default TimeQuest SDC File

Create a Default TimeQuest SDC File

- Timing settings are critically important for a successful design.
- For this tutorial you will create a basic Synopsys Design Constraints File (.sdc) that the Quartus II TimeQuest Timing Analyzer uses during design compilation.
- For more complex designs, you will need to consider the timing requirements more carefully.



🚳 Quartus II 64-Bit - C:/Users/Trumen/Desktop/	/exp1_traf	ffic/exp1_traffic - exp1_traffic	
File Edit View Project Assignments Processin	ng Tools	Window Help 💎	Search altera.com
Image: Image	traff	Run Simulation Tool Launch Simulation Library Compiler Launch Design Space Explorer 2	• ≱ 🏈 💷 ► 😻 💆 Ü →
Files	æ 🛈	TimeQuest Timing Analyzer	0 🖾 🛃 267 ab/ 🔜 »
pbd exp1_traffic.v	1	Advisors	•
	5 🏈 5 🦣 6	Chip Planner Design Partition Planner Netlist Viewers	•
→ Hierarchy Files Design L ▲ ► Tasks 무 문 ×	2	SignalTap II Logic Analyzer In-System Memory Content Editor Logic Analyzer Interface Editor In-System Sources and Probes Editor	hine d0; d1;
Tow: Compilation Task Image: Compile Design Image: Design <t< td=""><td>13 14 15 🖤 16 💑 17</td><td>SignalProbe Pins Programmer JTAG Chain Debugger Transceiver Toolkit</td><td>d9;</td></t<>	13 14 15 🖤 16 💑 17	SignalProbe Pins Programmer JTAG Chain Debugger Transceiver Toolkit	d9;
Fitter (Place & Route)		External Memory Interface Toolkit	







Compile and Verify Your Design

Compile Your Design

- After creating your design you must compile it.
- Compilation converts the design into a bitstream that can be downloaded into the FPGA.
- The most important output of compilation is an SRAM Object File (.sof), which you use to program the device.





Compilation Report

Make sure there is no error.

Flow Summary	
Flow Status	Successful - Mon Sep 16 14:59:00 2013
Quartus II 64-Bit Version	13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version
Revision Name	exp1_traffic
Top-level Entity Name	exp1_traffic
Family	Cyclone IV E
Device	EP4CE115F29C7
Timing Models	Final
Total logic elements	37 / 114,480 (< 1 %)
Total combinational functions	37 / 114,480 (< 1 %)
Dedicated logic registers	36 / 114,480 (< 1 %)
Total registers	36
Total pins	10 / 529 (2 %)
Total virtual pins	0
Total memory bits	0 / 3,981,312 (0 %)
Embedded Multiplier 9-bit elements	0 / 532 (0 %)
Total PLLs	1/4(25%)



0

Program the FPGA Device

- After compiling and verifying your design you are ready to program the FPGA on the development board.
- You download the SOF you just created into the FPGA using the USB-Blaster circuitry on the board.







🚖 Hardware Setup.	·· No Hardware	Mode	: JTAG	•	Progress:			
Enable real-time IS	P to allow background progra	mming (for MAX II and	MAX V devices)		,			
▶ [™] Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine
🕮 Stop	output_files/exp1_traffic.	EP4CE115F29	00568973	00568973	V			
Auto Detect								
💥 Delete								
붤 Add File								
Change File								
Save File			III					
Add Device								
Ր [™] Up								
Ju Down								
	EP4CE115	F29						
	↓							

Hardware Setup			×
Hardware Settings JTAG S	ettings		
Select a programming hardware hardware setup applies only to	e setup to use when prog the current programmer	gramming device window.	s. This programming
	No Hardware No Hardware		*
Hardware	USB-Blaster (USB-0) Server	Port	Add Hardware
USB-Blaster	Local	USB-0	Remove Hardware
			2 Close

Programmer - C: File Edit View F	/Users/Trumen/Desktop/exp Processing Tools Window H	1_traffic/exp1_traff elp 💎	ic - exp1_traffic	- [output_files	/exp1_traffic.c	df) Search a	altera.com	
Hardware Setup.	USB-Blaster [USB-0] SP to allow background programmir	Mode:	ITAG X V devices)	T	Progress:			
Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine
Stop	output_files/exp1_traffic.sof	EP4CE115F29	00568973	00568973				
Auto Detect								
🗶 Delete								
Add File								
Change File	•							Þ
Save File								
Add Device								
(↑ [™] Up								
J ^t ^t Down	EP4CE115F29							
							6	0

A					_		/	
Enable real-time I	USB-Blaster [USB-0] SP to allow background programmin	g (for MAX II and MA)	(V devices)	•	Progress:	100%	(Successful)	
🔊 Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examin
Auto Detect	output_files/exp1_traffic.sof	EP4CE115F29	00568973	00568973				
X Delete								
🆄 Add File								
Change File	•		III					
Save File								
🎽 Add Device								
1 th Up								
	EP4CE115F29		~	~Fi	nisl	n~	~	

Demo Video

10 seconds countdown system





0

Configuring the Cyclone IV E FPGA

Configuring the FPGA

JTAG programming

In this method of programming, named after the IEEE standards Joint Test Action Group, the configuration bit stream is downloaded directly into the Cyclone IV E FPGA. The FPGA will retain this configuration as long as power is applied to the board; the configuration information will be lost when the power is turned off.

AS programming

In this method, called Active Serial programming, the configuration bit stream is downloaded into the Altera EPCS64 serial configuration device. It provides non-volatile storage of the bit stream, so that the information is retained even when the power supply to the DE2-115 board is turned off. When the board's power is turned on, the configuration data in the EPCS64 device is automatically loaded into the Cyclone IV E FPGA.

JTAG Chain (1/2)

 To use JTAG interface for configuring FPGA device, the JTAG chain on DE2-115 must form a close loop that allows Quartus II programmer to detect FPGA device.



JTAG Chain (2/2)

 Shorting pin1 and pin2 on JP3 can disable the JTAG signals on HSMC connector that will form a close JTAG loop chain on DE2-115 board. Thus, only the on board FPGA device (Cyclone IV E) will be detected by Quartus II programmer.





Configuring the FPGA in JTAG Mode (1/2)

0

This figure illustrates the JTAG configuration setup.



Configuring the FPGA in JTAG Mode (2/2)

- 1. Ensure that power is applied to the DE2-115 board.
- 2. Configure the JTAG programming circuit by setting the RUN/PROG slide switch (SW19) to the RUN position.
- 3. Connect the supplied USB cable to the USB Blaster port on the DE2-115 board.
- 4. The FPGA can now be programmed by using the Quartus II Programmer to select a configuration bit stream file with the .sof filename extension.







Configuring the EPCS64 in AS Mode (1/2)

• This figure illustrates the AS configuration setup.





Configuring the EPCS64 in AS Mode (2/2)

- 1. Ensure that power is applied to the DE2-115 board.
- 2. Connect the supplied USB cable to the USB Blaster port on the DE2-115 board.
- 3. Configure the JTAG programming circuit by setting the RUN/PROG slide switch (SW19) to the PROG position.
- 4. The EPCS64 chip can now be programmed by using the Quartus II Programmer to select a configuration bit stream file with the .pof filename extension.
- 5. Once the programming operation is finished, set the RUN/PROG slide switch back to the RUN position and then reset the board by turning the power switch off and back on; this action causes the new configuration data in the EPCS64 device to be loaded into the FPGA chip.



Programmer Object File

- Programmer Object File is a binary file (with the extension .pof) containing the data for programming a configuration device.
- A Programmer Object File for a configuration device can be generated by the Convert Programming Files command (File menu).



🚳 Ouartus II 64-Bit - C:/Users/Trumen/Desk			📴 Convert Programming File - C:/Users/Trumen/Desktop/exp1_traffic/exp1_traffic - ex 💶 💷 💌			
File	e Edit View Project	Assignments Pro	File Tools Window		Search altera.com	
	New Open Close	Ctrl+N Ctrl+O Ctrl+F4	Specify the input files to convert and the type of programming file to generate. You can also import input file information from other files and save the conversion setup information created here for future use. Conversion setup files			
	New Project Wizard	New Project Wizard	Open Conversion Setup Data Save Conv		Save Conversion Setup	
R á	Open Project Save Project	Ctrl+J	Output programming file Programming file type: Programmer	Object File (,pof)	Select Input File Look in:	
G	Save Save As	Ctrl+S	Options Configuration	/exp1_traffic.pof 4	My Computer exp1_traffic.sof 7	
0	Save All	Ctrl+Shift+S	Advanced Remote/Loca	l update difference file:		
	File Properties		Create M	l <mark>emory Map File (Generate</mark> vP files (Generate exp1_t		
	Create / Update	1	Input files to convert		File name: exp1_traffic.sof 8 Open	
	Convert Programming Files	5	File/Data area	Prop	Files of type: SRAM Object Files (*.sof Cancel	
	Page Setup Print Preview Print Recent Files Recent Projects Exit	Ctrl+P Alt+F4	5 SOF Data	Page_0	<auto> Add Sof Page Add File Remove Up Down</auto>	
System / Processing / Combines and/or converts programming files into other					9 Generate Close 72 Help	
🚳 Quartus II 64-Bit - C:/Users/Trumen/Desktop/exp1_traffic/	/exp1_traffic - exp1_traffic - exp1_traffic					
--	--					
File Edit View Project Assignments Processing Tools V	Nindow Help 💎 Search altera.com					
📄 💕 🗔 🗿 🐰 🖻 🛍 🔊 (°) 🔤 exp1_traffic						
💷 🕨 🍢 🖏 🦥 Programmer - C:/Users/Trumen/De	esktop/exp1_traffic/exp1_traffic - exp1_traffic - [ou 🗆 💷 💌 Programmer					
Project Navigator File Edit View Processing Tools	Window Help 🗟 🤈 Search altera.com					
Cyclone IV E: EP4CE A Bod exp1_traffic Epable real time ISD to allow backgroup	B-0] Mode: Active Serial Programming Progress: Flow Summary Flow Status Flow Stat					
▷ ☆ dksrc:dksrc:	Revision Nan					
File	Device Checksum Usercode Program/ Configure Family					
Tasks	Select Programming File					
Flow: Compilation	Look in: 🔂 C:\les 🔻 🔇 🔾 🕢 📑 📰 🔳 Total logic eli Total cor					
X Glete	My Computer exp1_traffic.pof 4					
Add File	Trumen Fotal pins					
Change File						
All 😢 🖾 🖉 🔛 Save File						
₽ Type ID I Add Device						
1 ¹¹ Up	File name: exp1_traffic.pof Open 5					
↓ [™] Down	Files of type: POF Files (*.pof) ▼ Cancel					
de la companya de la company						
Suctem () Proceeding (73					
Opens a Programmer window	100% 00:00:42					

W Programmer - C:/L	Jsers/Trumen/Desktop/e	<p1_traffic exp1_tra<="" th=""><th>ffic - exp1_traff</th><th>ic - [ou</th><th>• X</th></p1_traffic>	ffic - exp1_traff	ic - [ou	• X
File Edit View Pro	ocessing Tools Window	Help 🐬	S	Gearch altera.com	n 🚯
Hardware Setup	USB-Blaster [USB-0] to allow background program	Mode: Active S	erial Programming IAX V devices)	 Progre 	ss:
Start	File	Device	Checksum	Usercode	Program/ Configure
Stop	output_files/exp1_traffic	EPCS64	49AAFEBE	0000000	
Auto Detect					1
🔀 Delete					
Add File					
Change File	•				4
Save File					-
Add Device		···:			=
<u>↑</u> [™] Up		4			
J [™] Down					-



Hardware Setur	USB-Blaster [USB-0] ISP to allow background program	Mode: Activ	ve Serial Programmi d MAX V devices)	ng 🔻 Progra	ess: 1009	% (Success	ful)
Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check
Auto Detect	output_files/exp1_traffic	EPCS64	49AAFEBE	0000000			
Change File Change File Save File Add Device							•
J [™] Down	ASDI EPCS64		~~F	Finis	sh~	~	Ξ



Reference

- 1. <u>http://en.wikipedia.org/wiki/Field-</u> programmable_gate_array
- 2. "My First FPGA for Altera DE2-115 Board" by Terasic Technologies Inc.
- 3. "DE2-115 User Manual" by Terasic Technologies Inc.



77