# Verilog Simulation & Debugging Tools

**Digital Circuit Lab** 



0

TA: Po-Chen Wu



## Outline

- Environment Setup
- NC-Verilog
- nLint
- nWave
- Verdi



## **Environment Setup**



#### Login to the Linux Server

- Many EDA tools are provided only for the Linux OS.
- So we have to use software like PuTTY/PieTTY/MobaXterm on our local computer to login to the linux server and use the EDA tools on it.



#### **NTUEE Linux Servers**

- IC Design Lab (TA:邱茂菱) <u>http://cad.ee.ntu.edu.tw/</u>
- Server list

IP	NAME	TYPE	CPU	CPU CLOCK	MEMORY	OS
140.112.20.59	cad16	IBM X3400	Intel Xeon 64	2.4 GHz * 16	100 G	RHEL 5
140.112.20.60	cad17	IBM X3550	Intel Xeon 64	2.4 GHz * 16	20 G	RHEL 5
140.112.20.85	cad42	IBM X3500	Intel Xeon 64	2 GHz * 24	32 G	CentOS 5



#### X Window System

- X Window System (X11, X, and sometimes informally X-Windows) is a windowing system for bitmap displays, common on UNIX-like (ex: Linux) operating systems.
- Microsoft Windows is not shipped with support for X, but many third-party implementations exist, as free and open source software such as Cygwin/X, and proprietary products such as Xming.



## Introduction to MobaXterm (1/2)

- MobaXterm is free software that can be installed onto your local Windows or Mac computer which provides a graphical user interface and a command line shell for the server.
- Official Website <u>http://mobaxterm.mobatek.net/</u>





## Introduction to MobaXterm (2/2)


- MobaXterm provides useful features for developers:
  - Multitab terminal with embedded Unix commands (ls, cd, ...).
  - Embedded X11 server for easily exporting your Linux display.
  - Passwords management for SSH, SFTP, etc (on demand password saving).




#### **Session Settings**

0

 Click the Session button and specify which session you want. Usually this will be SSH. For that click SSH.



SSH Telnet Rsh Xdmcp	RDP VNC	FTP SFTP	Serial	File/Url	Shell
Basic SSH settings		2			
Remote host * cad27.ee.ntu.edu.tv	🗷 Specify us	ername bXXXXX		Port 22	
Execute command     Display SFTP browser     Automatic     Use private key     Enable Google 2-step authentication	ally follow current SSH	ot exit after command folder path (experime option		<u>}</u>	
Connect through SSH gateway Gateway SSH server Use private key	Port 22 💌	User			
	3				





#### **Command Line Shell**

- We can also use the command line shell to login to the server.
  - ssh bXXXXX@cad27.ee.ntu.edu.tw [-p YYYY]
    - bXXXXX: your usesr name
    - YYYYY: port number
      - here -p 22 is redundant because 22 is the default port number.

[Trumen.Trumen-PC] ≻ ssh bXXXXX@cad27.ee.ntu.edu.tw bXXXXX@cad27.ee.ntu.edu.tw's password:



#### Upload Files (1/2)

0


#### • Uploading files fom your local PC to the server.



#### Upload Files (2/2)

0


 Moving and copying files by using the dragand-drop.



#### Download Files (1/2)

0


#### Downloading files from the server to local PC.



#### Download Files (2/2)

0

#### Moving and copying files by using the dragand-drop.





#### Introduction to NC-Verilog

- The Cadence® NC-Verilog® simulator is a Verilog digital logic simulator.
- We can use NC-Verilog to
  - Compiles the Verilog source files.
  - Elaborates the design and generates a simulation snapshot.
  - Simulates the snapshot.



## **Before Using NC-Verilog**

Source the environment settings of CAD tools.

source ~cvsd/cvsd.cshrc

If you try entering the command "ncverilog" but it turns out "command not found," it means there's something wrong with the "\*.cshrc" file or the software license is out of date.








\*.fsdb has smaller file size than \*.vcd. But \$fsdbDumpfile cannot work without sourcing verdi.cshrc.



#### **Simulation Results**

 Check the simulation result to see if the Verilog design is finished correctly.



#### Introduction to nLint

- nLint is a comprehensive HDL design rule checker fully integrated with the Debussy debugging system (Developed by SpringSoft).
- We can use nLint to check the coding style of our design and if it is synthesizable.



## **Before Using nLint**

Source the environment settings of CAD tools.

source ~cvsd/verdi.cshrc

 To avoid the warning <u>\*WARN\* Failed to check</u> out license. occurs when starting nLint, please type the following command:

setenv LM\_LICENSE\_FILE '26585@lsntu:26585@lsncku'




#### Start nLint

• Type the following command:

#### nLint -gui &

0

The token "&" enable you to use the terminal while nLint is running in the background.




## Specify the Design File


<nlint:nlintproject:1> HDL1 - HDL1 (on cad27)</nlint:nlintproject:1>
File Edit Run Tools Violation Window Help
🗃 🛱 🖺 🖻 R 🕸 🖬 🕹 🛍 🗠 으 😫 🎍 🕇 🖡
Fi.Import.Design
Output Violation

import Design (on cad27)	
From Library From File 1	
Language: Verilog-2001 - 2 Virtual Top:	Browse
Default Directory:	
/home/raid1_2/userd/f99021/exp2_rsa	Browse
Design Files:	
	Delete
	Options
	Α
/home/raid1_2/userd/f99021/exp2_rsa/exp2_rsa.v	4
■ _ /home/raid1_2/userd/f99021/exp2_rsa  INCA_libs	Add
at 3 ⊵exp2_rsa.v	sv; *.slg; *.t
■ INCA_libs InclinitLog Incli	
Compile after the design imported	
5 OK	Cancel

#### Start Checking

File Edit Run Tools Violation Window     Edit Run Tools Violation Window     Help     File     Files     Lint Design     1        1        Files     1           Files     1        1        1        1        1                                     1	<nlint:nlintproject:1> exp2_rsa.v - /l</nlint:nlintproject:1>	- /home/raid1_2/userd/f99021/exp2_rsa/ 🗖 🔲 🗮 🏹				
Files       1       // This module is designed for calcu         Pesign       2       // We do the LSB-ME using Montgomery         module       exp2_rsa.v(0)       3         reset,       6       ready,         reg_sel,       1       1         neg_sel,       1       1         output       Violation       source file	File Edit Run Tools Violation W	Window Help				
<pre>2 // We do the LSB-ME using Montgomery module exp2_rsa ( 4 clk, 5 reset, 6 ready, 7 we, 8 oe, 9 start, 10 reg_sel, 11 addr,</pre>	🖆 🛃 🖉 🖪 🖸 R 🗳	≱ 🖬 ೫ № 🛍 으으 🌲 🏦 🕇 🛉 🚺				
B       Design       3       module exp2_rsa (         Image: Construction       4       clk,         S       reset,       6         F       reset,       6         F       reset,       6         F       8       oe,         9       start,       10         10       reg_sel,       11         addr,       10       reg_sel,         11       addr,       10         Source file "exp2_rsa,v"       10	Files Hunt Design					
<pre>4 clk, 6 reset, 6 ready, 7 we, 8 oe, 9 start, 10 reg_sel, 11 addr, Output Violation source file "exp2_rsa,v"</pre>						
5     reset,       6     ready,       7     we,       8     oe,       9     start,       10     reg_sel,       11     addr,   Output Violation source file "exp2_rsa,v"	🖻 🍰 Design					
6 ready, 7 we, 8 oe, 9 start, 10 reg_sel, 11 addr, Output Violation source file "exp2_rsa,v"	En exp2_rsa.v(0)					
7     we,       8     oe,       9     start,       10     reg_sel,       11     addr,   Output Violation source file "exp2_rsa,v"	_					
8 oe, 9 start, 10 reg_sel, 11 addr, Output Violation source file "exp2_rsa,v"						
9 start, 10 reg_sel, 11 addr, Output Violation source file "exp2_rsa,v"						
10     reg_sel,       11     addr,       Output     Violation       source file "exp2_rsa,v"						
Image: Source file "exp2_rsa,v"						
source file "exp2_rsa.v"		11 addr,				
source file "exp2_rsa.v"						
source file "exp2_rsa.v"						
	Output Violation					
End of importing design. Memory used 36582392. Time used 21.						
	End of importing design. Memory used 36582392. Time used 21.					
	1					





#### Introduction to nWave


- nWave is one of the best waveform (\*.vcd or \*.fsdb) viewer.
- We can debug easily by checking the waveform file dumped during simulation.

## Before Using nWave

Source the environment settings of CAD tools.

source ~cvsd/verdi.cshrc

To avoid the Verdi warning window occurs,



please type the following command:

setenv LM\_LICENSE\_FILE '26585@lsntu:26585@lsncku'




#### Start nWave

• Type the following command:


#### nWave &

0

 Also, the token "&" enable you to use the terminal while Verdi is running in the background.




#### **Open the FSDB File**



Open Dump File(Time Range: 0 ~ 10004601 x10ns) (on cad27)	
File Name	
	Delete
	Delete All
/home/raid1_2/userd/f99021/exp2_rsa/exp2_rsa.fsdb	2
⊨ _ /home/raid1_2/userd/f99021/exp2_rsa	Add
🚽 💼 dat 📃 n WaveLog	Filter:
Use Signal Grouping Rule File: Browse	
□ Open File by Time Range 3 OK	Cancel
INCA_libs       INCA_libs       Income dat       Inc	Filter: *.fsdb <u></u>




## **Choose Signals**





0	Get Signals (on cad27)			0
	Scope: /testbench/top	Find Signal: ×	7 <b># 5</b> % <b>6 6</b>	
100 C	oose signals we interested in.	 V_i[256:0] 2 oe a1[255:0] oe_o a2[255:0] ready a3[255:0] ready_o addr[4:0] reg_sel[1:0] addr_o[4:0] reg_sel_o[1:0] clk reset clk_o reset_o counter[7:0] start counter[7:0] start_o data_i[7:0] state[2:0] data_i_o[7:0] we 3		
0			38	0

# Browse the Whole Waveform



# **Browse the Specified Interval**









# Search for Specified Signal

Ó

<novas:nwave:1> /home/raid</novas:nwave:1>	1_2/userd/f99021/exp2_rsa/exp2_rsa.fsdb (on ca	ad27)	
<u>F</u> ile <u>Signal View W</u> aveform <u>A</u>	nalog <u>T</u> ools W <u>i</u> ndow	4,5, 2 3	<u>H</u> elp
🖸 🚭 🕰 🖧 🖻 💼 🕒 📐	0 🌛 0 🔺 🕶 0	🔍 🭳 💱 📕 By: 🖌 🗆 🗲 🔶 🗴 10	ins 🛛 💐
<pre>= G1</pre>	1 0 × 0 0 0 0 0 0 0 0 0 0 0 0 0	00,000 6,000 Search by Rising 000	




# **Change Sign Representation**






### **Change Radix Representation**


🙎 <novas:nwave:< th=""><th>1&gt; /h2me/raid1_2/userd/f99021/ex</th><th>p2_rsa/e</th><th>exp2_rsa.fsdb (on cad27)</th></novas:nwave:<>	1> /h2me/raid1_2/userd/f99021/ex	p2_rsa/e	exp2_rsa.fsdb (on cad27)
<u>F</u> ile <u>S</u> ignal <u>V</u> iew	<u>Waveform Analog T</u> ools Windo	W	<u>H</u> elp
a⇔⊇*	Auto <u>U</u> pdate		🔺 🕶 -5,002,201 🛛 🔍 🍳 1 👷 By: 🏒 🔶 🔶 🔌
<pre>= G1</pre>	Spacing <u>H</u> eight <u>Color/Pattern</u> Signal Value <u>Radix</u> <u>Signal Value Radix</u> <u>Signal Value Notation</u> Analog <u>W</u> aveform <u>D</u> igital Waveform <u>Invert Waveform</u> <u>Property</u> <u>Transaction</u> <u>Message</u> <u>Go To</u> Set Search <u>Value</u> <u>Set Search Value</u> <u>Set Search Constraint</u> <u>Set Search Constraint</u> <u>Signap Cursor to Transitions</u> <u>Fix Cursor/Marker Delta Time</u> <u>Keep Cursor at Center</u> <u>Waveform Time</u>		Image: state sta
<	Marker	М	





# **Change Signal Position**









# Signal Aliasing

Solution (1) (1) (1) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2	p2_rsa/	/exp2_rsa.fsdb (on cad27)
File Signal View Waveform Analog Tools Window	v	Help
🔁 🚓 🖾 🔏 ( Auto Update		🔺 ▼ 0
Spacing Height Color/Pattern Signal Value Radix Signal Value Notation Analog Waveform Digital Waveform Invert Waveform Property Transaction Message		2.000.000.000        4.000.000.000        6.000.000.000         3         Binary         Octal         Hexadecimal         Decimal         ASCII         Enumorated Liloral         IEEE-754 Floaling Point
<u>G</u> o To Set Search <u>V</u> alue Set Search C <u>o</u> nstraint	[	Add Alias from File Add Alias from Program Remove Alias Edit Alias 4
Snap Cursor to Transitions Fix Cursor/Marker Delta Time Keep Cursor at Center	s L X Y	
Waveform Time Marker	M	





# **Reload the Waveform**

 Remember to reload the waveform whenever finishing another Verilog simulation.

(	🧟 <novas:nwave:< th=""><th>:1&gt; /home/raid1_2/userd/</th><th>f99021/exp</th><th>2_rsa/exp2_rsa.fsdb (on cac</th><th>127)</th><th></th></novas:nwave:<>	:1> /home/raid1_2/userd/	f99021/exp	2_rsa/exp2_rsa.fsdb (on cac	127)	
	<u>File</u> Signal <u>V</u> iew	' <u>W</u> aveform <u>A</u> nalog <u>T</u> oo	ls W <u>i</u> ndow			<u>H</u> elp
	 Open	0	👍 0	📥 🔻 O	🗌 🔍 🍳 100 🖁 By: 🖵	🔶 🔶 📚 🗛 Go to:
	Set View Time Ra	ngo		2,000,000 4,000,0	000, 6,000,000,	8,000,000
	Reload	L				
	Set <u>A</u> ctive	а				
	Close					





# Introduction to Verdi

- The Verdi Automated Debug System is an advanced open platform for debugging digital designs with powerful technology that helps you:
  - Comprehend complex and unfamiliar design behavior.
  - 2. Automate difficult and tedious debug processes.
  - 3. Unify diverse and complicated design environments.



## Basic Function (1/2)

### nTrace

- A source code viewer and analyzer that operates on the knowledge database (KDB) to display the design hierarchy and source code (Verilog, VHDL, SysmVerilog, SystemC, PSL, OVA, mixed) for selected design blocks.
- The main window of Verdi.



## **Basic Function** (2/2)

### nWave


 A state-of-the-art graphical waveform viewer and analyzer that is fully integrated with Verdi's source code, schematic, and flow views.

### nSchema

A schematic viewer and analyzer that generates interactive debug-specific logic diagrams showing the structure of selected portions of a design.

These two tools can be opened through nTrace.






# Start Verdi

• Type the following command:

#### verdi &

0


 Also, the token "&" enable you to use the terminal while Verdi is running in the background.




# nTrace

<novas:ntracemain:1> (on cad28)</novas:ntracemain:1>	
File Exploration View Trace Tools Window	<u>H</u> elp
1 🖸 🖬 🖸 🗐 🐻 😓 🐮 🤁 🎃 관 화 🛧 🕂 🖨 🚺 🔽 🗸 🖧 Select	ted: E
Import Design	
	59

	Ć
Import Design (on cad28)	
From Library From File 1	
Language: Verilog-2001 – 2 Virtual Top: –	Browse
Default Directory: //home/raid1_2/userd/f99021/exp2_rsa	Browse
/home/raid1_2/userd/f99021/exp2_rsa/exp2_rsa.f	4
<pre>INCA_libs INCA_libs WerdiLog exp2_rsa.v INCA_libs I</pre>	Add
Design Files:	-
-f /home/raid1_2/userd/f99021/exp2_rsa/exp2_rsa.f	Delete
	Delete All
Options 5 OK	Cancel
	60



Novas:nTraceMain:1> testbench.top exp		
ile Exploration View Source Trace	Tools <u>Wi</u> ndow	He
🗢 🖬 🖸 🖪 🖪 💝 🐛 🤼	🖢 🖢 🖭 🗈 🔺 📢 📩 🐴 🔛 🚺 🚺 🚺 🔽 🗸 🖌 🖓 🙀 Selected: 🗾 🐲 👘	
Show Ca testbench (1) top (exp2_rsa)	<pre>alling: wodule xx2_rss (double-click 4 clk, 5 reset, 6 ready, 7 we, 8 oe, 9 start, 10 reg_sel, 11 addr, 12 data_i, 13 data_o, 14 // signals below are inputs of LA (for observation) 15 clk_o, 16 reset_o, 17 ready_o, 18 we_o, 19 oe_o, 20 start_o,</pre>	
nalyzing source file "testbench.v" source file "exp2_rsa.v" inking 0 error(s), 0 warning(s otal 0 error(s), 0 warning(s		
		Þ




ovas:nTraceMain:1> testbench.top exp2		
le <u>Exploration</u> View Source <u>Trace</u>	Fool <u>s Wi</u> ndow	<u>H</u> e
3 🖬 🖸 🗉 🖪 💝 🐛 🤼 🗲	🖢 🖭 🗈 🔺 🕂 📩 📩 📓 🚺 😽 🗸 Selected: 🗵 🕸 👘	
testbench	Backward History 2_rsa ( 4 clk, 5 reset, 6 ready, 7 we, 8 oe, 9 start, 10 reg_sel, 11 addr, 12 data_i, 13 data_o, 14 // signals below are inputs of LA (for observation) 15 clk_o, 16 reset_o, 17 ready_o, 18 we_o, 19 oe_o, 20 start_o,	
alyzing source file "testbench.v" source file "exp2_rsa.v" nking 0 error(s), 0 warning(s) tal 0 error(s), 0 warning(s)		

Novas:nTraceMain:1> testbench testbench (testbench.v) (on cad28)	x
<u>File Exploration View Source Trace Tools Window</u>	<u>H</u> elp
😋 💷 🖸 🔟 😓 🐛 🤧 🚖 🛖 🕑 🗈 🔺 材 式 🖄 📓 🚺 💎 🖓 🖓 Selected: 🗾 🥸	
<pre>Forward History 34 // input data &amp; output golden pattern input data &amp; output golden pattern 35 // reg [255:0] c_mem [0:1]; 36 reg [255:0] c_mem [0:101L_DATA-1]; 37 reg [255:0] m_mem [0:101L_DATA-1]; 38 initial #readmemh("./dat/c.dat", c_mem); 39 initial #readmemh("./dat/c.dat", c_mem); 40 initial #readmemh("./dat/m.dat", n_mem); 41 // variables &amp; indices 43 integer i, j; 44 45 //==== module connection ====================================</pre>	
65	

	C
<novas:ntracemain:1> testbench.top exp2_rsa (exp2_rsa.v) (on cad28)</novas:ntracemain:1>	
File Exploration View Source Trace Tools Window	<u>H</u> elp
🗧 🖸 🗊 🖸 🔲 😵 🐛 🍾 🌨 🕑 🗈 🛧 🔸 😓 🕲 📓	
<pre>3 model Trace Loada (     clk,     reset,     ready,     we,     f</pre>	
Analyzing source file "testbench.v" source file "exp2_rsa.v" Linking 0 error(s), 0 warning(s) Total 0 error(s), 0 warning(s) I	
6	6

Novas:nTraceMain:1> testbench.top e	xp2_rsa (exp2_rsa.v) (on cad28)	
<u>File Exploration View Source Trace</u>	e Tool <u>s W</u> indow	<u>H</u> el
🔁 🖬 🖸 🗉 🖪 📎 🐛 🤫	🚖 🖢 🖭 🔺 🛨 🖶 🖆 📓 🚺 👘 🗸 🛪	* 🙀 Selected: (1) oe 🗾 🥸
testbench testbench testbench : * <l> exp2_rsa,v(119); as</l>		
* <l> exp2_rsa.v(168): if</l>	<pre>lse if(oe==1'd1) next_state = S_OUTPUT;</pre>	
* <l> exp2_rsa.v(1/5); e. *testbench.top :</l>	lse if(oe==1'd0) next_state = S_IDLE; 4 load(s)	
*Total :	4 load(s), 1 load pass-through(s)	
<b>J</b>		

0	٥
<novas:ntracemain:1> testbench.top exp2_rsa (exp2_rsa.v) (on cad28)</novas:ntracemain:1>	
File Exploration View Source Trace Tools 22 indow	<u>H</u> elp
🗌 🗠 🖬 🖸 🗊 🐨 😓 😓 💷 🗈 🔺 🕇 🖆 🎦 🖬 🚺 🚺 🔽 🗸 🖧 Selec	cted: (1) oe 🗾 🧐
<pre>Image: Section of the section o</pre>	ion)
	68




# nSchema

	_
<novas:ntracemain:1> testbench (testbench.v) (on cad28)</novas:ntracemain:1>	X
File Exploration View Source Trace Tools <u>Wi</u> ndow	<u>H</u> elp
🗢 🖬 🖸 🖪 💌 🐛 🤼 🖢 🖭 🗈 🛧 🕂 🖬 🚺 🗸 🗸 Selev	cted: 📚 🛛
New Schematic     A     8     module     Jestbench;       E (2) testbench     9     10     10	Ê
Image: top (exp2_rsa)         10         //===================================	
Analyzing source file "testbench.v" source file "exp2_rsa.v" Linking 0 error(s), 0 warning(s) Total 0 error(s), 0 warning(s)	
	70


	Ó
<novas:nschema:2> testbench (on cad28)</novas:nschema:2>	
<u>File View Schematic Trace Tools Window</u>	<u>H</u> elp
Q Q 1 1 + 1 + 1 + 2 + 1 BV 5 + + 1 N 105	
Selected: (1) Inst: top	
INT INT INT Dush View In 1 (double-click) INT INT I (double-click) I (double	
	71

6	0
<novas:nschema:2> testbench.top (on cad28)         File       View       Schematic       Trace       Tools       Window         Q       Q       100                                                                                                 <td>Help</td></novas:nschema:2>	Help
6	72

6	Ó
<novas:nschema:2> testbench (on cad28)</novas:nschema:2>	
<u>File View Schematic Trace Tools Window</u>	<u>H</u> elp
Q Q 1 2 + 1. 1 ≤ ≥ 2 D + + 4 3 BV 5 + → N INS	
Selected: (1) Inst: top	
International control of the second s	
	73




		C
<novas:nschema:2> testbench (on cad28)</novas:nschema:2>		
<u>File View Schematic Trace Tools Window</u>		<u>H</u> elp
Q Q 1號 ↔ L 3 ★★ 관 관 과 ★ ★ 월 월 87 5 ★ ★	N Tris	
Selected: (0)		
INT		
INT		
1 (righ	it-click)	
	None	
INT	Drag	Ctrl+c
ыт 2	Drop	Ctrl+v
	Copy Full Pain to Clipboard	Ctrl+h
	Trace Duver	
	Trace Load	
	Trace Connectivity Focus Connection	
	Show Focus Connection	
	Show Number of Duyer	
	Show Number of Load	
	Acid Selected to Waveform	Clow _
	Pop View <u>U</u> p	P
👲 Command Done	Push View In	ķ:



## nWave


<novas:ntracemain:1> testbench testbench (testbench.v) (on cad28)</novas:ntracemain:1>	x
File Exploration View Source Trace Tools <u>Wi</u> ndow	<u>H</u> elp
🗢 🔟 🖸 🔄 😒 🐛 🤼 🌨 🔍 🗈 🔺 🕇 着 🌅 🔽 🗸 🖧 Selecte	d: 🍣 🛛
New Waveform       8       module jestbench:         Image: testbench       9       10         Image: testbench       10       //==== signal declaration ====================================	
	77


	0
Novas:nWave:3> No File Opened (on cad28)	
File Exploration Signal View Waveform Analog Tools Window	<u>H</u> elp
ସୁଟା ଅଛି <b>ଛି ଛି । ଜି ୬ ୬ ୬ ୬ ୬ ୬ ୬ ୬ ୬ ୬ ୬ ୬ ୬ ୬ ୬ ୬ ୬ ୬ </b>	x 1ns 🛛 💐 🂐
Open File Open Dump File(Time Range: 0 ~ 10004601 x10ns) (on cad28)	
File Name	
	Delete
	Delete All
/home/raid1_2/userd/f99021/exp2_rsa/exp2_rsa.fsdb	
	2
I INCA_libs ☐ nLintLog	Add Filter:
🖷 🗀 INCA_libs 📄 nLintDB 1 🖬 exp2_rsa.fsdb	Filter: ▼.fsdbį́ ▼
Use Signal Grouping Rule File: Browse	1
- Den File by Time Range 3 OK	Cancel
	78




<novas:nwave:8< th=""><th></th><th></th><th></th><th></th><th></th><th>o (on cad2</th><th>28)</th><th></th><th></th><th></th><th></th><th>X</th></novas:nwave:8<>						o (on cad2	28)					X
ile <u>E</u> xploration <u>S</u>	ignal <u>V</u> iew	<u>W</u> aveform	<u>A</u> nalog <u>T</u> o	ols W <u>i</u> n	dow							<u>H</u> elp
ත ආ  ා ∦ (	<b>b 6</b>   👌	0	۵ 👉		📥 🔻 O			€ <sup>100</sup> %	Ву: 🦵	- + +	x 1ps	¥
	0			2,000,	000-000	•	4,000,0	00,900		6,000,000	p.qoo, , ,	
C1												
G1 • ME data	0					(	)					
ME addr_(	0					(	)					
ME reg_st	0 💹					(	)					
<u>ME start</u>	0											
ME OE_O	0											
NE we_o	이니											
· <u>M≣</u> ready. · <u>M</u> ≣ reset.												
ME clk_o	1											
• ME data_(	XX					0						
🛛 👰 data	0					(	)					
🛛 👰 addr[4	0											
· 🖉 reg_st	0 📖					(	)					
· 👰 start · 👰 oe	0											
	οī											
• ME ready	× T											
🛛 🖉 reset	0											
🛛 👰 clk	1											
	·	)	20	000 000		000.00	0.000		0000	oo leo or	00 000 000	11


	0
<novas:ntracemain:1> testbench.top exp2_rsa (exp2_rsa.v) - /home//exp2_rsa/exp2_rsa.fsdb (on cad28)</novas:ntracemain:1>	
<u>File Exploration View Source Trace Tools Window</u>	<u>H</u> elp
🖸 🔟 🖸 🖪 🔯 📚 🐛 🤧 🌨 🕑 🗈 🔺 材 🖓 📓 🚺 🗸 🖓 🖓 Selected: (10) clk res	set ready we oe sta
<pre>B testbench</pre>	
Analyzing source file "testbench.v" source file "exp2_rsa.v" Linking 0 error(s), 0 warning(s) Total 0 error(s), 0 warning(s)	
	81 (







	Source Trace Tools <u>Wi</u> ndow		<u>H</u> el
	Find S <u>c</u> ope	S	🛛 📓 🚺 💎 🖓 🖓 Selected: 🗾 🖉
An attack	Find Signal/Instance/Instport	A	
<b>lange testbench</b> □ <mark>,</mark> top (exp2_rsa)	<u>F</u> ind String	1	
	<u>G</u> o To	Þ	ration ====================================
	Show	$\triangleright$	
	Edit Source File		gals in top module
	Parameter Annotation		
2	<u>A</u> ctive Annotation	х	
	Function Annolation	V	
	Leading <u>Z</u> eros		
	Expand <u>M</u> acro	m	sel;
	Espand Implical Port		
	Set/Unset Bookmark	Ctrl+F2	_0;
	Progrous Bookmark	Shit+FC	
	Next Bookmark	FŻ	
halyzing	Manage <u>B</u> ookmarks		_
source file "test! source file "exp2_	Recent Files	$\triangleright$	
inking O error(s otal O error(s),			











## Reference

- 1. "MobaXterm User Manual" by The Centre for eResearch, University of Auckand.
- 2. "Cadence NC-Verilog Simulator Tutorial" by Cadence
- 3. "Quick Start: an nLint Tutorial" by NOVAS
- 4. "Introduction to Verdi" by Abel Hu
- 5. "Verdi<sup>3</sup> datasheet" by Synopsys

