

Logic Synthesis with Design Compiler

Speaker: Yi-Ping Huang

Advisor: Prof. Shao-Yi Chien

Date: 2025/08/04


Outline

- Introduction
- What is Logic Synthesis?
- Synopsys Design Compiler
- Setting Design Environment
- Setting Design Constraints
- Synthesis Report and Analysis
- Gate-Level Simulation



What is Logic Synthesis?

 Synthesis is the process to convert RTL into a gate-level netlist optimized with a set of design constraints.



```
module counter (
                                        Standard Cell Lib.
    input clk rstn, load
   input [1:0] in,
   output reg [1:0] out);
                                      Design Constraints
    always@(posedge clk) begin
        if(!rstn) out <= 2'b0;</pre>
        else if (load) out <= in;
                                             Synthesis
        else out <= out+1;</pre>
   end
endmodule
module counter ( clk, rstn, load, in, out );
   input [1:0] in;
   output [1:0] out;
   input clk, rstn, load;
   wire N6, N7, n5, n6, n7, n8;
   FFPQ1 out reg 1 (.D(N7),.CK(clk),.Q(out[1]));
   FFPQ1 out reg 0 (.D(N6),.CK(clk),.Q(out[0]));
```

OA211D1 U11 (.A1(in[0]),.A2(n5),.B(rstn),.C(n8),.Z(N6)); OA211D1 U12 (.A1(in[1]),.A2(n5),.B(rstn),.C(n6),.Z(N7));

NAN2D1 U8 (.A1(out[0]),.A2(n5),.Z(n8));


EXNOR2D1 U13 (.A1(out[1]),.A2(out[0]),.Z(n7));

NAN2D1 U9 (.A1(n5),.A2(n7),.Z(n6)); INVD1 U10 (.A(load),.Z(n5));

endmodule




What is Logic Synthesis?






What is Logic Synthesis?





How to launch Design Compiler

- GUI Mode
 - Command: dv



- DC-TCL command Mode (recommended*)
 - Command:

%dc_shell

%dc shell> gui start

%dc_shell> gui_stop

• Command: dc shall -f

Refore synthesis, we usually prepare a tcl file


Madia TC & System Lab

Graduate Institute of Electronics Engineering, NTU

Synthesis Design Flow

RTL Coding (Functional Design)

- Develop the RTL design (Synthetic design)
- Simulate the design to verify its functionality.
- Run the Synthesis to verify that it can meet the specification (Timing/Power/Area).



Design SPEC



Synthesis Design Flow - Specify Libraries

Set up the .synopsys_dc.setup file.

Need to modify search_path in different environment (media10/11, NTU IC Design Lab ...)

```
set company "CIC"
    set designer "Student"
    set search path
                          "/cad/designkit/CBDK_IC_Contest_v2.1/SynopsysDC/db
    set target_library
                          "slow.db fast.db"
                          "* $target library dw foundation.sldb"
    set link library
    set symbol_library
                          "generic.sdb"
    set synthetic_library "dw_foundation.sldb"
    set hdlin_translate_off_skip_text "TRUE"
    set edifout_netlist_only "TRUE"
    set verilogout_no_tri true
11
12
    set hdlin_enable_presto_for_vhdl "TRUE"
13
    set sh_enable_line_editing true
    set sh_line_editing_mode emacs
15
    history keep 100
    alias h history
17
18
    set bus_inference_style {%s[%d]}
19
    set bus_naming_style {%s[%d]}
20
21
    set hdlout internal busses true
    define name rules name rule -allowed {a-z A-Z 0-9 } -max_length 255 -type cell
22
    define_name_rules name_rule -allowed {a-z A-Z 0-9 _[]} -max_length 255 -type net
    define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
24
```

```
Specify Libraries
                Read Design
$search path'
        Setting Design Environmer
         Setting Design Constraint
              Compile Design
        Report Timing/Area/Power
```

Specify Libraries

- Search path
 - lists all the related directories of design and libraries.
- Link library
 - lists all technology process libraries with various timing condition.
- Target library
 - selects libraries from link_library
- Symbol library
 - defines symbols of schematic view for Design Vision
- DesignWare library
 - defines built-in operators in Synopsys




Synthesis Design Flow - Read Design

- 1.Method(1): Read the RTL design file
 - read_verilog design.v

(Note: If there is parameter in your design, use Method(2))

- 1.Method(2): Analyze & Elaborate
 - (sh mkdir DESIGN
 - define_design_lib DESIGN -path ./DESIGN
 - analyze -library DESIGN -format verilog design.v
 - elaborate top -architecture verilog -library DESIGN






Synthesis Design Flow - Setting Design Environment

- Beware that the defaults are not realistic conditions.
 - Input drive is not infinite
 - Capacitive loading is usually not zero
 - Consider process, voltage, and temperature (PVT)

- set operating conditions
- set_drive set_driving_cell
- set_load set_fanout_load
- set wire load model
- set_min_library






Synthesis Design Flow - Setting Design Environment

Set design rule constraints & design optimization constraints


- create_clock
- set_clock_latency
- set_clock_uncertainty
- set_clock_transition
- set_input_delay
- set_output_delay
- set_max_area






Basic Clock Constraints

- Period
- Waveform
- Uncertainty
 - Skew



- Latency
 - Source latency (option)
 - Network latency
- Transition
 - Input transition
 - Clock transition



Setting Design Constraint – Create Clock


- Default clock characteristics (ideal clock):
 - 0 delay at clock port
 - 0 propagation delay
 - 0 transition delay
 - 0 uncertainty
- Create Clock

create_clock -period 10 [get_ports clk]

THE REPORT OF THE PARTY OF THE

Clock Uncertainty: Skew


 The spatial variation in arrival time of a clock transition on an integrated circuit. (different drive & load)





Clock Uncertainty: Jitter

• The **temporal variation** of the clock period at a given point on an integrated circuit. (crystal oscillator variation)



Setting Clock Uncertainty


- Different clock arrival time
 - Models clock skew + jitter effects on the clock
 - After clock tree synthesis (CTS) at P&R, real propagated skew is considered!
- Experience

set_clock_uncertainty 0.1 [get_ports clk]

- Small circuits: 0.1ns
- Large circuits: 0.3ns

64	clock clk (rise edge)	8.00	8.00
65	clock network delay (ideal)	0.50	8.50
66	clock uncertainty	-0.10	8.40
67	output external delay	-0.50	7.90
68	data required time		7.90
69			
70	data required time		7.90
71	data arrival time		-7.90
72			
73	slack (MET)		0.00

Setting Clock Latency




Network latency

Source latency (optional)



Setting Clock Transition




- Rise: transition time setting to only rising edges of clocks
- Fall: transition time setting to only falling edges of clocks

Set Ideal Network

Avoid DC optimization to special nets:

- Clock
- Asynchronous Reset
- High fanout nets
- Effect
 - No delay on clock network or asynchronous reset network
 - Build these clock network tree in place & route(APR)

set_ideal_network [get_ports clk]



Specify Clock Constraints

- Set fix hold
 - Set_fix_hold informs compile that hold time violations of the specified clocks should be fixed.
 - To fix a hold violation requires slowing down data signals.
 - Design Compiler considers the minimum delay cost only if the set_fix_hold command is used.


```
set_fix_hold [get_ports clk]
```

- Set dont touch network
 - Do not re-buffer clk network
 - Clock tree synthesis (CTS) is implemented in place & route stage

```
set_dont_touch_network [get_ports clk]
```



STA (Static Timing Analysis)




Actual data path delay (Data Arrival Time): 1 + 2 + 3




Input / Output Delay

- Clock cycle >= DFF_{clk-Qdelay} + a + b + DFF_{setup}
- Input delay = DFF_{clk-Odelay} + a
- Clock cycle >= DFF_{clk-Qdelay} + d + e + DFF_{setup}
- Output delay = e + DFF_{setup}



Setting Input Delay


- Select input ports
- Attributes / Operating Environment / Input Delay
 - Relative to clock trigger time



```
set_input_delay -clock clk -max 6.4 [get_ports in1]
set_input_delay -clock clk -min 4.4 [get_ports in1]
```

Setting Output Delay

- Select output ports
- Attributes / Operating Environment / Output Delay
 - Relative to clock trigger time




set_output_delay -clock clk -max 5.3 [get_ports in1]



Special Circuits: Clock Gating

Reduce dynamic power dissipation





Clock Gating (Auto CG)

If Statement

```
always@(posedge clk) begin
   if (enable) Q <= D_in;
   else Q <= Q;
end</pre>
```

Conditional Assignment

```
always@(posedge clk) begin
   Q <= (enable)? D_in:Q;
end</pre>
```


Clock gating script style 1

```
insert_clock_gating
compile
```


Clock gating script style 2

```
compile -gate_clock
```

No clock gating



Clock gating






Clock Gating (Manual)

```
Reg [7:0] Data_out;
assign gclk = clk & enable;
always@(posedge gclk or negedge rst_n) begin
    if (!rst_n)
        Data_out <= 8'd0;
    else
        Data_out <= Data_out + 8'd1;
end</pre>
```

Recommended version*

Manual Clock Gating




Clock gating script

```
replace_clock_gates
compile
```


Report clock gating


report_clock_gating -gating_elements





Synthesis Design Flow - Compile Design





Logic level optimization



Compile Design - Perform optimization

Perform optimization

- Logic level optimization
- Gate level optimization (w/ technology library)
 - Combinational mapping
 - Sequential mapping

dc_shell>compile

dc_shell>compile -inc

dc_shell>compile_ultra

*Careful use for large design

le -inc

le_ultra

rge design


Technology library — map



Synthesis Design Flow - Synthesis Report and Analysis

- Timing
 - The default is to display one maximum delay path
- Area
 - Area report shows the um^2 of the design
- Power
 - Report both dynamic and static power
 - PrimeTime is more accurate

```
# Report Synthesis Results
report_timing > "./Report/${DESIGN}_syn.timing"
report_area > "./Report/${DESIGN}_syn.area"
report_power > "Report/$DESIGN_syn.power"
```



Save Design

- Synopsys Design Constraints (.sdc)
 - A format used to specify the design intent, including the timing, power and area constraints for a design.
- Standard Delay Format (.sdf)
 - Estimate timing data for each cell in the design, important in gate-sim
- Gate-Level Netlist (.v)
 - Description of the connectivity of an electronic circuit, containing all of the logic and delays of the entire circuit.
- Synopsys encrypted binary file (*.ddc)

Preparations for gate level simulation

- Write out gate-level netlist
 - write -format verilog -output Netlist/\$DESIGN_SYN.v -hierarchy
- Get SDF(Standard Delay Format)
 - write_sdf -version 2.1 -context verilog -load_delaycell ./Netlist/\${DESIGN}_syn.sdf
- Modify your testbench file to include timing delay
 - sdf_annotate ("SDF_FILE_NAME", top_module_instance_name);
- Gate level simulation with timing information
 - vcs testbench.v design_syn.v -v cell_model.v -full64 -R -debug_access+all +v2k +define+SDF

RTL Practice

Basic Practice

- Stack Module Design
- RTL level practice
- Deadline: Today

Advance Practice

- IC contest 2023
- RTL + Synthesis
- No Deadline
- Self Practice

Reference

- 2023 Fall NTU CVSD Slides
- 2022 Spring NYCU ICLAB Slides
- 2020 TSRI Logic Synthesis Class Handouts
- 2024 Fall NTU ICD course materials