Verilog Simulation & Debugging Tools

Ricky Cheng EECS Lab

Acknowledgement

This slide is adapted from "Verilog Simulation & Debugging Tools", a teaching slide of Digital Circuit Lab by Po-Chen Wu

Outline

- Environment Setup
- NC-Verilog
- nLint
- nWave
- Verdi

Environment Setup

Login to the Linux Server

- Many EDA tools are provided only for the Linux OS.
- So we have to use software like PuTTY/PieTTY/MobaXterm on our local computer to login to the linux server and use the EDA tools on it.

X Window System

- X Window System (X11, X, and sometimes informally X-Windows) is a windowing system for bitmap displays, common on UNIX-like (e.g., Linux) operating systems.
- Microsoft Windows is not shipped with support for X, but many third-party implementations exist, as free and open source software such as Cygwin/X, and proprietary products such as Xming.

Introduction to MobaXterm (1/2)

- MobaXterm is free software that can be installed onto your local Windows or Mac computer which provides a graphical user interface and a command line shell for the server.
- Official Website http://mobaxterm.mobatek.net/





Introduction to MobaXterm (2/2)


- MobaXterm provides useful features for developers:
 - Multitab terminal with embedded Unix commands (ls, cd, ...).
 - Embedded X11 server for easily exporting your Linux display.
 - Passwords management for SSH, SFTP, etc (on demand password saving).
 - **...**


Session Settings

► Click the Session button and specify which session you want. Usually this will be SSH. For that click SSH.









Command Line Shell

- We can also use the command line shell to login to the server.
 - ssh bXXXXX@cad27.ee.ntu.edu.tw [-p YYYYY]
 - bXXXXX: your usesr name
 - ► YYYYY: port number
 - ▶ here -p 22 is redundant because 22 is the default port number.

[Trumen.Trumen-PC] ➤ ssh bXXXXX@cad27.ee.ntu.edu.tw bXXXXX@cad27.ee.ntu.edu.tw's password: ■


Upload Files (1/2)

Uploading files from your local PC to the server.




Upload Files (2/2)

Moving and copying files by using the drag-and-drop.



Download Files (1/2)


Downloading files from the server to local PC.





Download Files (2/2)

Moving and copying files by using the drag-and-drop.



NC-Verilog

Introduction to NC-Verilog

- The Cadence® NC-Verilog® simulator is a Verilog digital logic simulator.
- We can use NC-Verilog to
 - Compiles the Verilog source files.
 - ▶ Elaborates the design and generates a simulation snapshot.
 - Simulates the snapshot.

Before Using NC-Verilog

Source the environment settings of CAD tools.

source /usr/cad/cadence/CIC/incisiv.cshrc

▶ If you try entering the command "ncverilog" but it turns out "command not found," it means there's something wrong with the "*.cshrc" file or the software license is out of date.

Running Verilog (1/2)

Run the Verilog simulation:

ncverilog testbench.v exp2.rsa.v +access+r

Another choice of running Verilog simulation:

ncverilog -f exp2_rsa.f +access+r

```
In exp2_rsa.f:

testbench.v
exp2_rsa.v
~
```

Running Verilog (2/2)

"+access+r" is added to enable waveform file dumping.

*.fsdb has smaller file size than *.vcd. But \$fsdbDumpfile cannot work without sourcing verdi.cshrc.

Simulation Results

Check the simulation result to see if the Verilog design is finished correctly.

nLint

Introduction to nLint

- nLint is a comprehensive HDL design rule checker fully integrated with the Debussy debugging system (Developed by SpringSoft).
- ► We can use nLint to check the coding style of our design and if it is synthesizable.

Before Using nLint

Source the environment settings of CAD tools.

source /usr/cad/synopsys/CIC/verdi.cshrc

► To avoid the warning *WARN* Failed to check out license. occurs when starting nLint, please type the following command:

setenv LM_LICENSE_FILE '26585@Isntu:26585@Isncku'

Start nLint


Type the following command:


nLint -gui &

► The token "&" enable you to use the terminal while nLint is running in the background.





Specify the Design File





Start Checking





nWave

Introduction to nWave


- nWave is one of the best waveform (*.vcd or *.fsdb) viewer.
- We can debug easily by checking the waveform file dumped during simulation.

Before Using nWave

Source the environment settings of CAD tools.

source /usr/cad/synopsys/CIC/verdi.cshrc

To avoid the Verdi warning window occurs,



please type the following command:

setenv LM_LICENSE_FILE '26585@Isntu:26585@Isncku'

Start nWave


Type the following command:


nWave &

▶ Also, the token "&" enable you to use the terminal while Verdi is running in the background.





Open the FSDB File






Choose Signals







Browse the Whole Waveform





Browse the Specified Interval






Search for Specified Signal







Change Sign Representation





Change Radix Representation







Change Signal Position






Signal Aliasing








Reload the Waveform

Remember to reload the waveform whenever finishing another Verilog simulation.



Verdi

Introduction to Verdi

- The Verdi Automated Debug System is an advanced open platform for debugging digital designs with powerful technology that helps you:
 - 1. Comprehend complex and unfamiliar design behavior.
 - 2. Automate difficult and tedious debug processes.
 - 3. Unify diverse and complicated design environments.

Basic Function (1/2)

- nTrace
 - ▶ A source code viewer and analyzer that operates on the knowledge database (KDB) to display the design hierarchy and source code (Verilog, VHDL, SysmVerilog, SystemC, PSL, OVA, mixed) for selected design blocks.
 - ► The main window of Verdi.

Basic Function (2/2)

nWave

➤ A state-of-the-art graphical waveform viewer and analyzer that is fully integrated with Verdi's source code, schematic, and flow views.

nSchema

➤ A schematic viewer and analyzer that generates interactive debug-specific logic diagrams showing the structure of selected portions of a design.


These two tools can be opened through nTrace.

Before Using Verdi

Source the environment settings of CAD tools.

source /usr/cad/synopsys/CIC/verdi.cshrc

To avoid the Verdi warning window occurs,



please type the following command:

setenv LM_LICENSE_FILE '26585@Isntu:26585@Isncku'

Start Verdi


Type the following command:


verdi &


▶ Also, the token "&" enable you to use the terminal while Verdi is running in the background.





nTrace


































nSchema






















nWave
































The End

Reference

- "MobaXterm User Manual" by The Centre for eResearch, University of Auckand.
- 2. "Cadence NC-Verilog Simulator Tutorial" by Cadence
- 3. "Quick Start: an nLint Tutorial" by NOVAS
- 4. "Introduction to Verdi" by Abel Hu
- 5. "Verdi³ datasheet" by Synopsys