

VLSI Crash Course Automatic Place and Route (APR)

姚云瀚、盧眞玄

Energy-Efficient Circuit and System Lab 2018.07.17

NTU GIEE EECS



About

Goal

- How to run APR
- What the tool (wants to) do in each step (brief)
- Ref
 - CIC (C106) Cell-Based IC Physical Design and Verification with SOC Encounter Training Manual, July-2016

Innovus



Cell-Based IC Physical Design and Verification - Encounter Digital Implementation



NARLabs

Class Schedule

- Day1
 - Design Flow Over View
 - Prepare Data
 - Getting Started
 - Importing Design
 - Specify Floorplan
 - Power Planning
 - Placement
- Day2
 - Synthesize Clock Tree
 - Timing Analysis
 - Trial Route

- Power Analysis
- SRoute
- NanoRoute
- Fill Filler
- Output Data
- Day3
 - DRC
 - LVS
 - extraction/nanosim
 - Foundation flow



OVERVIEW

NTU GIEE EECS

Cell-Based Design Flow





Cell Library





Innovus P&R flow



8

IO, P/G Placement



NARLabs

Specify Floorplan



NARLabs



<u>Floorplan</u>





Power Planning





Power Route





Add IO Filler





Placement



Clock Tree Synthesis





Routing





BEFORE APR

NTU GIEE EECS

NARLabs

Prepare Data

- Library
 - Physical Library (LEF)
 - Timing Library (LIB)
 - Capacitance Table
 - Celtic Library Noise model
- User Data
 - Gate-Level Netlist (verilog)
 - SDC Constraints
 - IO Constraints
 - Scan Def

LEF Format Process Technology





Design Rule

Net width Net spacing Area Enclosure Wide metal Slot Antenna Current density

Parasitic

Resistance Capacitance

LIB Format

NARLabs

- Operating condition
 slow, fast, typical
- Pin type
 - input/output/inout
 - function
 - data/clock
 - capacitance
- Path delay/transition
- Internal power
- Timing constraint
 - setup, hold, mpwh, mpwl, recovery, removal …



Gate-level Netlist NARLabs

• Designing a chip , IO pads should be added before the netlist is imported.

module CHIP(CLK,HALT,RESET_,DoDCT,X,Z,Mode,SCAN_IN,SCAN_OUT,SCAN_EN);

input CLK,HALT,RESET_,DoDCT; input [11:0] X; input Mode; input SCAN_IN,SCAN_EN; output SCAN_OUT; output [11:0] Z;

wire i_CLK,i_HALT,i_RESET_,i_DoDCT; wire [11:0] i_X; wire i_Mode; wire [11:0] i_Z; wire i_SCAN_IN,i_SCAN_EN; wire i_SCAN_OUT;

DCT DCT (.CLK(i_CLK),.HALT(i_HALT),.RESET_(i_RESET_),.DoDCT(i_DoDCT),.X(i_X),.Z(i_Z),.Mode(i_Mode),.test_si(i_SCAN_IN),.test_so(i_SCAN_OUT),.test_se(i_SCAN_EN));

PDIDGZ ipad CLK (.PAD(CLK), .C(i_CLK)); PDIDGZ pad_HALT (.PAD(HALT), .C(i_HALT)); PDIDGZ [pad RESET (.PAD(RESET),.C(i RESET)); PDIDGZ pad DoDCT (.PAD(DoDCT), .C(i DoDCT)); PDIDGZ lpad_Mode (.PAD(Mode), .C(i_Mode)); PDIDGZ ipad X0 (.PAD(X[0]), .C(i X[0])); PDIDGZ ipad X1 (.PAD(X[1]), .C(i X[1])); (.PAD(X[2]), .C(i_X[2])); PDIDGZ ipad X2 (.PAD(X[3]), .C(i_X[3])); PDIDGZ pad X3 PDIDGZ pad X4 (.PAD(X[4]), .C(i X[4])); PDIDGZ pad X5 (.PAD(X[5]), .C(i X[5])); PDIDGZ ipad X6 (.PAD(X[6]), .C(i X[6])); PDIDGZ Lpad X7 (.PAD(X[7]), .C(i_X[7])); PDIDGZ pad X8 (.PAD(X[8]), .C(i_X[8])); PDIDGZ Lpad X9 (.PAD(X[9]), .C(i_X[9])); PDIDGZ ipad X10 (.PAD(X[10]), .C(i_X[10])); PDIDGZ ipad X11 (.PAD(X[11]), .C(i_X[11])); PDIDGZ lpad_SCAN_IN (.PAD(SCAN_IN), .C(i_SCAN_IN)); PDIDGZ Lpad SCAN EN (.PAD(SCAN EN), .C(i SCAN EN));

Gate-level Netlist NARLabs

- Remove "assign" statement before APR.
 - The assign statement can be removed in Encounter
 Encounter> setDoAssign -buffer buf_name on



- Make sure that there is no "*cell*" net name in the netlist.
 - Use the synthesis commands (DC) below to remove "*cell*" cell name dc_shell> define_name_rules name_rule -map {{*cell* cell"}} dc_shell> change_names -hierarchy -rules name_rule
- Ensure the names of all instantiated cell types are unique unix> uniquifyNetlist -top TOP output_netlist input_netlist

SDC Constraint basic



set_input_delay
set_output_delay
set_drive
set_load



NARLabs

Basic Sdc File

```
create_clock [get_ports {CLK}]-name CLK-period 8 -waveform {0 4}
set_clock_latency 2 [get_clocks {CLK}]
set_clock_uncertainty 1 [get_clocks {CLK}]
set_input_delay 2 [remove_from_collection [all_inputs] [get_ports CLK]]
set_output_delay 2 -clock CLK[all_outputs]
set_drive 0.1 [all_inputs]
set_load -pin_load 20 [all_outputs]
```

NARLabs

IO Constraint





```
(globals
  version = 3
  io order =default
(iopad
   (top
       (inst name="P CLK")
       (inst name="P_HALT")
   )
   (right
       (inst name ="P VDD1" cell="PVDD1DGZ")
       (inst name ="P VSS1" cell="PVSS1DGZ")
   )
   (left
       (inst name="P_X1")
       (inst name="P X2")
   )
   (bottom
       (inst name="P_IOVDD1" cell="PVDD2DGZ")
       (inst name="P_IOVSS1"
                                cell="PVSS2DGZ")
   )
   (topright
       (inst name="CORNER0"
                               cell="PCORNER")
   (topright/topleft/bottomrignt/bottomleft
         . . . . . . . . .
```

26

NARLabs

IO Constraint version2

Version: 2

Pad: CORNER0NW PCORNERPad: PAD_CLKNPad: PAD_HALTN

Pad: CORNER1NE PCORNERPad: PAD_X1WPad: PAD_X2W

Pad: CORNER2SWPCORNERPad: PAD_IOVDD1SPVDD2DGZPad: PAD_IOVSS1SPVSS2DGZ

Pad: CORNER3SEPCORNERPad: PAD_VDD1EPVDD1DGZPad: PAD_VSS1EPVSS2DGZ



Power Pad Issues



• SSO

- Simultaneously Switch Outputs
- DI
 - Maximum number of copies of an I/O cell switching from high to low simultaneously without making the voltage on the quiet output "0" higher than a threshold value "V_{il}" when a single ground cell is applied.
- DF
 - Drive Factor, DF=1/DI
- SDF
 - Sum of Drive Factor

Ground	Output	Ground
pad	pad	bounce
1	DI	$< V_{il}$
DF	1	$< V_{il}$

NARLabs

Power Pad Issues cont.

- Parameter of DF
 - Operating condition
 - Package inductance
 - Slew-rate control IO
 - IO type with different drivestrength
- In SSO case
 - Required number of ground pads = SDF
 - Required number of power pads=SDF/1.1
- Non SSO case (suggest)
 - Required number of ground pads=SDF/1.5
 - Required number of power pads=SDF/1.6



Power Pad Issues Example

ІО Туре	2mA	4mA	8mA	12mA	16mA	24mA
DF Value	0.02	0.03	0.09	0.18	0.3	0.56

Drive Factor

- If a design has 20 PDB02DGZ(2mA), 10 PDD16DGZ(16mA). then
- $SDF = 20 \times 0.02 + 10 \times 0.3 = 3.4$
- In SSOcase,
 - number of VSSpad = $3.4 \rightarrow 4$
 - number of VDD pad = $3.4/1.1 = 3.09 \rightarrow 4$

NARLabs Cadence On-Line Document : cdnshelp

/usr/cad/cadence/EDI/cur/tools/bin/cdnshelp

Cadence Help			
Elle Edit View Favorites Help cāden			
Documentation Browser	Related Do 🛛	0 2	
Search & View Options	cādence	Â	
Search Options ✓ All Words ○ Whole Words Only ○ Case Sensitive ○ Selected Items	1 About This Manual		
View Documents Image: By Product Image: By Document Type Add / Remove	The Cadence [®] Encounter [®] Digital Implementation System family of products provide integrated solution for an RTL-to-GDSII design flow. This manual provides informatic specific to the forms and commands available in the graphical user interface of Encour Digital Implementation System (EDI System).	es an m nter	
EDI System Known Problems an	Audience		
EDI System Text Command Refe EDI System Timing Closure Guide EDI System User Guide EDI System What's New 13.1 EDI System What's New 13.1 EF/DEF 5.8 Language Reference	This manual is written for experienced designers of digital integrated circuits. Such designers must be familiar with design planning, placement and routing, block implementation, chip assembly, and design verification. Designers must also have a so understanding of UNIX and Tcl/Tk programming.	ılid.	
	How This Manual Is Organized		
🕀 💼 Install and License 🕀 💼 Languages	The chapters in this manual are organized to correspond to the menus in the EDI Syst	em 🚽	
file:///user/cad/cadence/EDI/EDI_13.13.000/doc/encounter	:/About_This_Manual.html	/	



INTERFACE

NTU GIEE EECS

NARLabs

Getting Started

- Source the encounter environment: unix%-source/usr/cad/cadence/CIC/edi.cshrc unix% source/usr/cad/cadence/CIC/innovus.cshrc
- Invoke soc encounter : unix% encounter unix% innovus
- Do not run in background mode. Because the terminal become the interface of command input while running socencounter.
- Log file:
 - innovus.log*
 - innovus.cmd*

NARLabs

<u>GUI</u>



Display Control

NARLabs

<u>~</u> <u>~</u>

ĬĬ

<u>~</u> <u>~</u>

÷÷

All Colors	
⊟Instance	 ✓
Instance	<u> </u>
Block	
Std. Cell	X
Cover Cell	X
Physical Cell	
IO Cell	
Area IO Cell	
Black Box	~
Black Blob	
⊟Module	<u> </u>
Module	_
Guide	_
Fence	
Region	
Partition	
⊟Net	
Net	
Special Net	<u> </u>
P/G	_⊻
Metal Fill	
⊟Cell	
Pin Shapes	
Cell Blockage	HH
Cell Layout	
	mB
Obstruct	ш_
Area Density	
Macro Bikg	— —
Routing Bikg	
BIOCK Halo	
Routing Halo	H -
Blockage Link	

Display Select

All Colore

⊟Row	v •
IO Row	
Row Pattern	
Macro Pattern	
⊟Floorplan	<u> </u>
Rel. FPIan	⊻
SDP Group	<u> </u>
SDP Connect	<u> </u>
SizeBlkg	<u>∎⊻</u> ⊻
S. Resize Line	<u> </u>
E. Resize Line	
MP CongTag	<u> </u>
IO Cluster	≝≚≚
Overlap Macro	_
Overlap Guide	
Overlap Block	
Datapath	
Elecuido	
Fin Guide Bto Bio Bik	
Eth Eoodthru	
Bump(Normal)	te de la companya de la
Bump(Rack)	
Bump Connect	
⊟Power	- ī v
 Power Domain	
Power Graph	
Sub. Noise	
IR Drop & EM	- <u>-</u>

⊟Grid		
Manufacture		
Placement		
User-defined		
GCell		
⊟Track		
Pref Track		
NPref Track		
⊟Congestion	⊻∟	_
Cong. Label		
Congestion		
GC Overflow		
Channel Cong.		
H. Congest		
V. Congest		
⊟Multiple Colo	r 🗹 🗆	
Density Map		
Clock Tree		
Thermal		
MP Checker	≤	
FL Congest		
GTD Object		
Double Pattern	∠	
⊟Miscellaneou	s 🗹 🖢	/
Terminal	<u> </u>	4
Violation	<u>v</u> •	4
Bus Guide	<u> </u>	/
Select	≤	
Text	≤	
Pin Text	⊻	
Channel		
Flight Line		
REDUCED		
Port Number		
Grid Resistor	~	

∃Wire&Via
active(M0)
Via 01
netal1(M1)
/ia1(V12)
metal2(M2)
/ia2(V23)
netal3(M3)
/ia3(V34)
netal4(M4)
/ia4(V45)
netal5(M5)
/ia5(V56)
netal6(M6)
/ia6(V67)
netal7(M7)
/ia7(V78)
netal8(M8)
/ia8(V89)
metal9(M9)
/ia9(V910)
netal10(M10)

NARLabs Common Used Bindkeys

Key	Action	Key	Action
q	Edit attribute	space	Select Next
f	Fits display	e	popup Edit
Z	Zoom in	Т	editTrim
Ζ	Zoom out	0-9	toggle layer[0-9] visibility
Arrows	pans design area in the direction of the arrow	h/H	hierarchy up/down
		X	clear Drc
Escape	Cancel	N	next via
K	Removes all rulers		1

Looking for more bindkey: *Options* →*Set Preference, Binding Key*


APR FLOW

NTU GIEE EECS

routing

CTS



Import Design

File →Design Import...

- Import LEF in the order:
 - technology first
 - ➢ geometry lef for cell/block
 - ➤ antenna lef for cell/block
- IO Assignment File:
 - ➢ get a IO assignment template: Design →Save →I/O File...

	Design Import
Netlist:	
Verilog	
Files:	finish.enc.dat/CHIP.v.gz
	Top Cell: Auto Assign 💿 By User: CHIP 🗸
O OA	
Library:	
Cell:	
View:	
Technology/Physical Lib	raries:
O OA	
Reference Libraries:	
Abstract View Names:	
Layout View Names:	
LEF Files	.lef ././library/lef/RF_2P_ADV64_16.vclef ././library/let/tpz.lef
Floorplan	
IO Assignment File:	//design/CHIP.ioc 🗸 📔
Power	
Power Nets:	VDD
Ground Nets:	vss 🔻
CPF File:	E
Analysis Configuration -	
MMMC View Definition File	/finish enc dat/viewDefinition tcl
	Create Analysis Configuration
-	



MMMC Browser

File →Design Import

Create Analysis Configuration ...

MMMC Bro	wser	
Analysis View List	MMMC Objects	
 av_func_mode_max ⊕ Constraint Mode : func_mode ⊕ Delay Corner : Delay_Corner_max ⊕ Constraint Mode : func_mode ⊕ Delay Corner : Delay_Corner_min ⊕ Av_scan_mode_max ⊕ Constraint Mode : scan_mode ⊕ Delay Corner : Delay_Corner_max ⊕ Delay Corner : Delay_Corner_max ⊕ Delay Corner : Delay_Corner_min ⊕ Av_scan_mode_min ⊕ Av_scan_mode_max ⊕ Av_func_mode_max ⊕ Av_func_mode_min ⊕ av_scan_mode_min 	 □ lib_max □ Timing □ lib_min □ Timing □ SI □ RC Corners □ OP Conds □ Delay_Corner_max □ Delay_Corner_max □ Delay_Corner : RC_corner □ Opcond Library : □ Opcond : □ Power Domain List □ Delay_Corner_min □ Library Set : lib_min □ Opcond : □ Power Domain List □ Delay_Corner : RC_corner □ Hordop File : □ Power Domain List □ Delay_Corner_min □ Library Set : lib_min □ Opcond : □ Power Domain List □ Delay_Corner_min □ Library Set : lib_min □ Opcond : □ Power Domain List □ Power Domain List □ Power Domain List □ Constraint Modes □ func_mode □ Sdc Files □ Scan_mode □ Sdc Files □ Sdc Files □ Sdc Files □ Mach Scan_mode □ Sdc Files □ Sdc Files □ Sdc Files □ Mach Scan_mode □ Sdc Files □ Sdc Files □ Mach Scan_mode □ Mach	
Save&Close Load Delete Reset	<u>Preferences) Wizard On Close</u>	Help

Why MMMC Case1





Operation Mode1 : moduleA runs on 100MHz moduleB not use Operation Mode2 : moduleA runs on 50MHz

moduleB runs on 50MHz

Why MMMC Case2



- The design is required to meet 3 operating corner
 - Corner1 : 1.1V , 0°C
 - Corner2 : 0.9V , 100°C
 - Corner3 : 1.1V , $100^{\circ}C$

Multi-Mode Multi Corner NARLabs

expand view



NARLabs Multi-Mode Multi Corner



MARLabs MMMC Example

Library Set :

lib_max	Timing	//library/lib/NangateOpenCellLibrary_slow.lib
		//library/lib/RF_2P_ADV64_16_ss_0.9_125.0_
		syn.lib
		//library/lib/tpz_slow.lib
	SI	//library/celtic/slow.cdb

lib_min	Timing	//library/lib/NangateOpenCellLibrary_fast.lib
		/./library/lib/RF_2P_ADV64_16_ff_1.140.0_syn.lib
		//library/lib/tpz_fast.lib
	SI	/./library/celtic/fast.cdb

lib_typ	Timing	//library/lib/NangateOpenCellLibrary_typical.lib
		//library/lib/RF_2P_ADV64_16_tt_1.0_25.0_syn.lib
		//library/lib/tpz_typ.lib
	SI	//library/celtic/typical.cdb

Analysis_Views :

AV_func_max	constraint mode	CM_func
	delay corner	DC_max

AV_func_min	constraint mode	CM_func
	delay corner	DC_min

AV_func_typ	constraint mode	CM_func
	delay corner	DC_typ

RC Corners :

RC_worst	Cap Table	//library/fireice/worst.captbl
	qx tech file	//library/fireice/worst.tch

RC_best	Cap Table	//library/fireice/best.captbl
	qx tech file	//library/fireice/best.tch

RC_typ	Cap Table	//library/fireice/typical.captbl
	qx tech file	//library/fireice/typical.tch

Constraint Modes :

CM_func sdc f	ile//design/CHIP	_func.sdc
---------------	------------------	-----------

CM_scan	sdc file	//design/CHIP_scan.sdc
---------	----------	------------------------

AV_scan_max	constraint mode	CM_scan
	delay corner	DC_max
AV_scan_min	constraint mode	CM_scan
	delay corner	DC_min

AV_scan_typ	constraint mode	CM_scan	
	delay corner	DC_typ	

MMMC Example

Setup Analysis Views :





floorplan

→ routing

CTS



Global Net Connection

Power → *Connections Gloval Nets* ...

Globa	Net Connections
Connection List	- Power Ground Connection
Connection List	Net Connections Power Ground Connection Connect Pin Tie High Tie Low Instance Basename: * Pin Name(s): VSS Net Basename: Scope Single Instance: Under Module: Under Module: Under Power Domain: Under Region: Ilx: 0.0 Ily: 0 urx: 0 ury: 0 million Apply All To Global Net: VSS Ouerride prior connection
	Override prior connection
	Verbose Output
	Add to List Update Delete
Apply Check	Reset Cancel Help



tie high net

INV inv1(.I(1'b1), .O(o));

floorplan

🕨 CTS 🛏

routing



Specify Floorplan





Place Block

♦ Floorplan→Automatic Fllorplan→Plan Design...

- ➢ Automatic generate a quick, initial floorplan.
- Move/Resize/Reshape floorplan object.
- ♦ edit floorplan by functions in :
 Floorplan →*Edit Floorplan*





Block Placement

- Block place issue
 - power issue
 - noise issue
 - route issue





Blockage

- Placement Blockage
 - Hard
 - Soft
 - The initial placement should not use the area, but later phases, such as optimization of CTS can use the blockage area.
 - Partial
 - The initial placement should not use more than maxDensity percentage of the blockage area.
- Routing Blockage 🚳
 - Blockage on given routing layers



Add Halo to Block

Floorplan \rightarrow Edit Floorplan \rightarrow Edit Halos...

floorplan

import

• Prevent the placement of blocks and standard cells in order to reduce congestion around a block.



Edit Halo _ 🗆 🗙
Action Placement Halo Routing Halo
Specify Halo For
🔾 All Blocks 🔾 All Black Boxes 🔾 All IO pads
All Macros All Partitions Selected Block/Pad
🔾 Instance Name
Cell Name
 Add/Update Halo
🔄 Snap to Site 🔄 From Instance Box 🛄 Orientation 🛛 🦳 🖃
Top: 15 🗸 🛛 um Bottom: 15 💙 🛛 um
Left: 15 🗸 um Right: 15 🗸 um
Remove Halo
OK Apply Cancel Help

routing



Place →*Place Standard Cells* ...







→ placement routing floorplan → powerplan -NARLabs Mode Setup -- Placement

CTS

Options \rightarrow *Set Mode* \rightarrow *Mode Setup*...

import



NARLabs

Scan Chain





Specify Scan Chain with scan def

placement

CTS

routing

$File \rightarrow Load \rightarrow DEF...$

floorplan

powerplan

import



Generate Scan Def

- Design Vision
 - write_scan_def -o scan.def
- RTLcompiler
 - write_scandef > scan.def



Specify Scan Chain with specify Scan Chain command

encounter > specifyScanChain scanChainName
 -start {ftname / instPinName}
 - stop {ftname / instPinName}

- specifyScanChain
 - ftname
 - The design input/output pin name
 - instPinName
 - The design instance input/output pin name
- Specifies a scan chain in a design. The actual tracing of the scan chain is performed by the scanTrace or scanReorder command
- Enables scanTrace trace through multiple input logic gates in scan path
 - setScanReorderMode -compLogic









CTS



Add Tiehi/Tielo cell

Tiehi/Tielo cell connect tiehi/tielo net to supply voltage or ground with resister

placement

◆ Tiehi/Tielo cell is added for ESD protection.

→ powerplan



♦ Place →Tie Hi/Lo Cell →Add

	Add Tie Hi/Lo	
Cell Names	TIELO TIEHI	Select
Prefix LTIE		
Power Doma	in	Select
🔲 Connect A	Across Hierarchy	
🔲 Post Mask	<	
<u>o</u> k	<u>Apply Mode</u> <u>Cancel</u>	<u>H</u> elp

CTS → routing

NARLabs

Power Planning: Add Rings

Power →Power Planning →AddRings

Net(s):	VDD VSS					
 Core Ai E> Block 	ring(s) con round core «clude sele . ring(s) aro	touring boundary cted objects und	O Alor	ng I/O bound	dary	
Ring Co	nfiguratio	1				
Layer: Width: Spacing Offset:	Top: METAL 8 : 0.28	5 H MET 8 0.28 in channel	n: Le FAL5 H • 8 0 • Specify	nft: METAL4 V .28	Right: METAL4 V • 8 0.28	<u>U</u> pdate
[0.56	0.56	0.56	0.56		
Option	Set ption set:	•	Q-	Jpdate Basi	C	





Use wire group to avoid slot DRC error

61

metal slot	
Add Rings –	
Basic Advanced Via Generation	
Vse wire group	
✓ Interleaving	
Number of bits: 2 🗸	
Reinforcement stripes	
Spacing: 0 Width: 0	
Make group vias at ring corner	
<u>O</u> K <u>Variables</u> <u>Apply</u> <u>Defaults</u> <u>Cancel</u> <u>Help</u>	

NARLabs **Power Planning: Wire Group**

CTS

→ powerplan → placement

✓ Use wire group no interleaving \checkmark number of bits = 2

floorplan

import

✓ Use wire group

- ✓ interleaving
- \checkmark number of bits = 2

routing







Max Density Rule

- Max density violation usually happened on powerring
- Max density rule : metal area coverage must < 70%

density =
$$\frac{2x}{2x+x}$$
 = 66%



floorplan

CTS → routing

Power Planning: Block Ring

Net(s):	VDD VSS					
	ring(s) aroun ach block ach reef elected power ach selected l usters of sele	d domain/fences block and/or gro cted blocks and	/reefs oup of core row 1/or groups of c	rs ore rows		
Layer: Width: Spacing Offset:	Top: METAL1 H 0.28 0.28 Center in 0.56	Bottom: METAL1 0.28 0.28 channel • 3 0.56 0	Left H ► METAL 0.28 0.28 0.28 Specify .56 0.5	Right- 2 V ▶ METAL2 0.28 0.28	V • Update)
Option	Set					









Power Planning: Add Stripes

CTS

routing

→ powerplan → placement -

import

Add Stripes	
Basic Advanced Via Generation	1
C Set Configuration	
Net(s): VDD VSS	
Layer: METAL4 >	
Direction: 💿 Vertical 📿 Horizontal	
Width: 4	
Spacing: 0.28	
Set Pattern	
Set-to-set distance: 50	
○ Number of sets: 1	
🔾 Bumps 💿 Over 🔾 Between	
Over P/G pins Pin layer: Top pin layer > DMax pin width: 0	
Master name: Selected blocks All blocks	
⊂ Stripe Boundary	$\leq \parallel$
Core ring	
◯ Pad ring ◯ Inner . Outer	
🔾 Design boundary 🛛 🗹 Create pins	
Each selected block/domain/fence	
◯ All domains	
🔾 Specify rectangular area	
Specify rectilinear area	
First/Last Stripe	
Start from: 💿 left 🔾 right	
 Relative from core or selected area. 	
X from left: 50 X from right: 50	
O Absolute locations	
Option Set	
Use option set:	
Variables Apply Defaults Cancel H	qla

NARLabs **Power Planning: Add Stripes**

CTS



import

Add Stripes	
Basic Advanced Via Generation	
Stripe Breaking ✓ Omit stripes inside block rings Omit stripes over selected blocks/domains ✓ Switch layer over obstructions Specify area blockage MouseClick Target Connection Control Pad/Core ring connection ✓ Allow jogging Block ring connection ✓ Allow jogging	
Merge with block rings if spacing less than: 0.56	
Maximum length of same layer jog: 0.56	
Pad/Core rings Top limit: METAL5 > Bottom limit: METAL3 > Block rings/Over obstructions Top limit: METAL5 > Bottom limit: METAL3 >	
Wire Group	
Use wire group	
Snap wire center to routing grid: None	
<u>OK</u> <u>V</u> ariables <u>Apply</u> <u>D</u> efaults <u>C</u> ancel <u>H</u>	elp 67

routing





SRoute

- Route -> Special Route
- Route Special Net (power/ground net)
 - Block pins
 - Pad pins

import

- Follow pins
- Floating Stripes
- Secondary Power Pins



routing



PowerPlan Order

hint: connect wider nets prior then narrow ones.

- 1. create power ring
- 2. connect pad pin
- 3. create block ring
- 4. connect block pin
- 5. create stripe
- 6. connect follow pin





Add IO Filler

CTS

routing

addIoFiller -cell <fillerCellName> [-prefix <prdfix>] [-side { n/w/s/e }] [-fillAnyGap]

import

floorplan → powerplan → placement

- Connect IO pad power bus by inserting IO filler.
- Add from wider filler to narrower filler.





Add IO Filler cont.

CTS

routing

In order to avoid DRCerror

import

- The sequence of placing fillers must be from wider fillers to narrower ones.
- Only the smallest filler can use *-fillAnyGap* option.
- Use addIoFiller.cmd provided in CIC design kit
 - source addIoFiller.cmd

addIoFiller -cell PADFILLER20 -prefix IOFILLER addIoFiller -cell PADFILLER10 -prefix IOFILLER addIoFiller -cell PADFILLER5 -prefix IOFILLER addIoFiller -cell PADFILLER1 -prefix IOFILLER addIoFiller -cell PADFILLER05 -prefix IOFILLER addIoFiller -cell PADFILLER05 -prefix IOFILLER



import



Clock Problem

- Clock problem
 - Heavy clock net loading
 - Long clock insertion delay
 - Clock skew
 - Skew across clocks
 - Clock to signal coupling effect
 - Clock is power hungry








Create CCOpt Clock Tree Spec

Create a clock tree specification by analyzing the timing graph structure of all active setup and hold analysis views

create_ccopt_clock_tree_spec

or written to a file for inspection and then loaded

create_ccopt_clock_tree_spec -file ccopt.spec

source ccopt.spec

A clock tree specification contains clock_tree, skew_group, and property settings.



routing

CTS



Optimization

 $Optimize \rightarrow Optimize \ Design \dots$

- Optimization
 - setup time
 - hold time
 - DRV (Design Rule Violation)

Design Stage	Openni	240011	-
• Pre-CTS	O Post-CTS	Post-Route	🔾 Sign-Off
Optimization [•]	Туре		
🛃 Setup		- Hold	
🔾 Incremental			
🥑 Design Rule	es Violations		
🛃 Max Cap			
🛃 Max Tran			
🛃 Max Fand	out		
Include SI	SI Options		



floorplan

→ powerplan → placement →

CTS → routing



77

NanoRoute

Route →*NanoRoute* →*Route*

Routing Phase		
✓ Global Route		
Detail Route Start Iteration 0 End Iteration default		•
Post Route Optimization 🗹 Optimize Via 🗹 Optimize Wire		
Concurrent Routing Features		
✓ Fix Antenna ✓ Insert Diodes Diode Cell Name ANTENNA	l	
Congestion Timing		
✓ Timing Driven Effort 5 S.M.A.R.T.		
SI Driven	Optimize Via	
✓ Post Route SI SI Victim File		
Litho Driven		
Post Route Litho Repair		
Routing Control		
Selected Nets Only Bottom Layer default Top Layer default		
ECO Route		
Area Route Area Area	Optimize Wire	
Job Control		
Auto Stop		
Number of Local CPU(s): 1		
Number of CPU(s) per Remote Machine: 1		
Number of Remote Machine(s): 0		

	Verify Geometry
	Basic Advanced
	Verification Area
·· •	Entire area
Verify ->Verify Geometry	Specify Draw View Area
	X1: 0 Y1: 0
	X2: 0 Y2: 0
	Check
	Minimum Width Minimum Spacing
	Short Geometry Antenna
	Cell Overlap
	🗹 Insufficient Metal Overlap 🗹 Off Manufacturing Grid
	MinHole Implant Check
	Via Enclosure
	Allow
	🗹 Pin In Blockage
	Same Cell Violations
	Different Cell Violations
	Overlap of Pad Filler Cells Overlap of Routing Plackages And Pine
	Overlap of Routing Blockages And Fills Overlap of Bouting Blockage And Coll Blockage

import

routing

CTS

NARLabs

Verify Connectivity



Verify Connectivity
Net Type
• All
🔾 Regular Only
Special Only
Nets
● All
⊖ Selected
O Named:
Check
✓ Open ✓ UnConnected Pin ✓ Unrouted Net
Connectivity Loop 🗹 DanglingWire (Antenna) 🗹 Weakly Connected Pin
TSV Die Abstract File
Verify Connectivity Report: CHIP.conn.rpt
Report Limits
Error: 1000
Warning: 50
Set Multiple CPU
<u>OK</u> <u>Apply</u> <u>Cancel</u> <u>H</u> elp 79



Place \rightarrow Filler \rightarrow Add Filler...

- Connect the NWELL/PWELL layer in core rows.
- Insert Well contact.
- Add from wider filler to narrower filler.



Add Filler	
Cell Name(s) FILL1 FILL16 FILL2 FILL32 FILL4	FSelect
Prefix FILLER	
Power Domain	Select
No DRC	
Mark Fixed	
Fill Area Draw View Area	
lix liy	
urx ury	
OK <u>Apply</u> <u>M</u> ode <u>C</u> ancel	Help

Add Bonding Pads







Circuit under Pad



CUP bonding pad





- For the limitation of bonding wire technique, the stagger IO pads are used in order to reduce IO pad width.
- We have to add the bonding pads after APR is finished if stagger IO pads is used. But Encounter does not provide a built-in function for add bonding pads, CIC reaches this purpose by the way of importing DEF.
- ClC provides a perl script to calculate the bonding pad location. The full flow is described in next page



Add Dummy Metal

- Why add dummy
 - meet minimize metal density rule
 - prevent over etching
 - prevent sagging in local area
 - improve yield
 - reduce on chip variation
- Better connect dummy metal to VSS
- Side effect
 - introduce parasitic to signal line



NARLabs

Add Dummy Metal

NARLabs

Route →*Metal Fill* →*Setup*...

	Setup Metal Fill Options								
Ite	Iteration Name:								
Fil	Fill Mode: 💿 Fill Wire 🔾 Fill Wire OPC								
	Size & Sp	acing V	Vindow & D	ensity					
		Windov	v Size	Ste	p Size		Metal De	nsity %	_
	Layer	Х	Y	Х	Y	Min	Pref	Max	Ext
I	METAL1	100.000	100.000	50.000	50.000	20.00	35.00	50.00	35.00
1	METAL2	100.000	100.000	50.000	50.000	20.00	35.00	50.00	35.00
1	METAL3	100.000	100.000	50.000	50.000	20.00	35.00	50.00	35.00
	METAL4	100.000	100.000	50.000	50.000	20.00	35.00	50.00	35.00
1	METAL5	100.000	100.000	50.000	50.000	20.00	35.00	50.00	35.00
_									
	OK Apply Save Load Defaults Cancel Help								

Add Dummy Metal

NARLabs

Route \rightarrow Metal Fill \rightarrow Add...

Add Metal Fill				
Number of Local CPU(s): 1 Set Multiple CPU				
Iteration Name List:				
Model Selection				
Shape: 🖲 Rectangle 🔾 Square				
Connection: 🔲 Tie High/Low to Net(s): VSS VDD				
Connection Shape: 💿 Tree 🛛 🔾 Mesh				
🗹 Keep Unconnected Metal Fill(s)				
🛄 Square Shape				
Use Generated Vias Only				
Exclude Vias and Via Rules:				
Allow Fill on Cells				
C Incremental Control				
Delete Metal Fill before Creating New Metal Fill				
✓ FillWire ✓ FillWireOPC				
C Laver Selection				
☑ Timing Aware				
✓ Critical Nets from Timing Analysis				
Slack Threshold: 0.4				
Area Draw				
X1: 0.000 Y1: 0.000				
X2: 0.000 Y2: 0.000				
OK Apply Defaults Cancel Help				



add_text -layer METAL5 -label IOVSS -pt 1365 1095 -height 10





Design →Save →GDS... Design →Save →Netlist... write_sdf Design →Save →DEF

- Export GDS for DRC, LVS, LPE, and tape out.
- Export Netlist for LVSand simulation.
- Export Netlist and sdf for post layout simulation
- Export DEF for reordered scan chain.

NARLabs

Export Sdf

◆ source savesdf.cmd

savesdf.cmd

setAnalysisMode -analysisType bcwc	
write_sdf -max_view av_func_mode_max \	
-typ_view av_func_mode_typ \	
-min_view av_func_mode_min \	CHIDedf
-edges noedge \	(CELL
-splitsetuphold \ -remashold \ -splitrecrem \ -min_period_edges none \ CHIP.sdf	(CELL (CE (CE (IN TANCE DFT_shared_out_mux_6) S LAY (DE SOLUTE (AB ATH A Y (0.14:0.29:0.32)(0.08:0.17:0.23)) (IOP)))

Stream Out

Edit→*Save*→*GDS/OASIS*...

• source savegds.cmd

		GDS/OASIS Export		
Outp	ut Format	🖲 GDSII/Stream 🛛 🔾 OASIS		
Outp	ut File CHIP.g	ds	6	
🗸 Мар	File stream	Out.map	6	
Libra	ıry Name Desi	gnLib		
🔲 Sti	ructure Name	CHIP		
🔲 At	tach Instance N	ame to Attribute Number		
🔲 At	Attach Net Name to Attribute Number			
🗹 M	erge Files 🛛 🖓	smc18_io.gds//library 📄 🗔 Uniquify Cell I	Names	
🔲 Sti	ripes 1			
W 📃	rite Die Area as	Boundary		
WI 🗐	rite abstract info	rmation for LEF Macros		
Units 1000 D				
Mod	e (ALL 🕨			
	<u>о</u> к	<u>Apply</u> <u>Cancel</u> <u>H</u> elp		

savegds.cmd streamOut CHIP.gds \ -mapFile streamOut.map \ -merge { gds/RF2SH64x16.gds \ gds/tpb973gv.gds \ gds/tsmc18_core.gds \ gds/tsmc18_io.gds } \ -stripes 1 -units 1000 -mode ALL

NARLabs

NARLabs

Stream Out

• Merge gds







full cell layout information





FOUNDATION FLOW

NTU GIEE EECS



Flow Step



94

NARLabs Create Flow Environment

- 1. Create Flow template
 - Flows ->Create Foundation Flow Template ->Save
 - writeFlowTemplate \leftarrow_{Or}
- 2. Prepare setup file
 - Flows ->Foundation Flow Wizard...
 - SCRIPTS/gen_edi_setup.tcl ~______
- 3. Generate script
 - SCRIPTS/gen_edi_flow.tcl

NARLabs Foundation Flow Wizard

• Flows → Foundation Flow Wizard...

Fou	ndation Flow Wizard
EDI System	
Welcome to Foundation Flow Wiza	rd
This wizard will take you through the will generate a script which you can brief overview of either what is to be	Foundation Flow. Once you make all your selections the wizard save for your use. On each page you can click "Tips" to get a selected or why a selection is required.
*How do you want to start?	
Start from scratch	
Load the design setup from mer	nory (Load)
Load previously saved script list	it 📄 🗁
*Foundation flow install directory:	/ E [Install
Save foundation flow database at:	DBS El 🚯
Save foundation flow monorts at	RPT RPT
bare roundation now reports at.	
*Indicates mandatory fields	
	Continue >



POST-LAYOUT VERIFICATION

NTU GIEE EECS

NARLabs Post-Layout Verification Overview

- Post-Layout Verification do the following things : (by Mentor Calibre)
 - DRC (Design Rule Check)
 - LVS (Layout versus Schematic)
 - ERC (Electrical Rule Check)
 - LPE/PRE (Layout Parasitic Extraction / Parasitic Resistance Extraction) and Post-Layout Simulation.

NARLabs Post-Layout Verification Overview cont.







DRC Flow

- Prepare Layout
- Prepare command file
- Run DRC
- View DRC error (DRC summary/RVE)

Prepare Layout

- Stream out with cell gds merged
- Be sure to use layer map file provided by CIC

NARLabs

NARLabs Prepare Command File

- Prepare DRCCommand file:
 - TSMC 90nm (CBDK_TSMC90G_Arm) Calibre
 - CLN90S_3XTM_9M.22a1
 - TSMC 0.18 (CBDK018_TSMC_Artisan) Calibre
 - CLM18_LM16_6M.28a_m.drc

NARLabs Prepare Calibre Command file

• Edit runset file

LAYOUT PATH "CHIP.gds2" LAYOUT PRIMARY "CHIP" LAYOUT SYSTEM GDSII ••• ... ••• DRC SELECT CHECK NW.W.1 NW.W.2 ... DRC UNSELECT CHECK NW.S.1Y NW.S.2Y ... DRC ICSTATION YES INCLUDE "Calibre-drc-cur"

Submit Calibre Job

- Submit Calibre Job
 - unix% calibre -drc CLM18_LM16_6M.28a_m.drc
 - Result log
 - DRC.sum (ASCII result)
 - DRC.db (Graphic result)



View Calibre Result in SOCEncounter



Calibre Interactive in Encounter

• STEP1

- source calibre.cshrc
- source edi.cshrc
- exec encounter
- In encounter terminal:

source /usr/cad/mentor/calibre/cur/lib/cal_enc.tcl

NARLabs Calibre Menu in Encounter





Setup Streamout Options

• STEP2: calibre → Setup → GDS Export


Calibre Interactive

STEP3: calibre →Run nmDRC

Calibre X	Cal	ibre Interactive - nmDRC v2012.3_23.18	
	<u>F</u> ile <u>T</u> ranscript <u>S</u> etup		<u>H</u> elp
Run D <u>E</u> M Run nm <u>L</u> VS Run <u>P</u> EX Run P <u>E</u> RC	<u>R</u> ules <u>Inputs</u> <u>Qutputs</u> Run Control	DRC Rules File	Load
Start <u>R</u> VE Clear Highlights	Transcript	/user/DSD/nschang/work/class/soc/tmp/Lab-A_t18/soc/L	
Setup	Run <u>D</u> RC Start R <u>V</u> E	+ Layer Derivations	

NARLabs

NARLabs

Calibre RVE



LVS Overview

Layout Data

Schematic Netlist

NARLabs







LVS Flow

- Prepare Layout
 - The same as DRCPrepare Layout
- Prepare Netlist
 - -v2lvs
- Prepare calibre command file
- Run calibre LVS
- View LVSerror (LVSsummary/RVE)

Prepare Netlist for Calibre LVS





- v2lvs -v CHIP:v -l tsmc18_lvs.v -l tpz973gv_lvs.v -s tsmc18_lvs.spi -s tpz973gv_lvs.spi -o source.spi -s1 VDD-s0 VSS
 If a macro DRAM64x16 is used
- v2lvs -v CHIP:v-l tsmc18_lvs.v-l tpz973gv_lvs.v-l DRAM64x16.v-s tsmc18_lvs.spi -s tpz973gv_lvs.spi -s DRAM64x16.spi -o source.spi -s1 VDD -s0 VSS



◆ CIC supports the following files in our cell library design kit.

Calibre LVS rule file

Calibre.lvs

➢ Black-box LVS relative files

- ✓ pseudo spice file *tsmc18_lvs.spi tpz973gv_lvs.spi*
- ✓ pseudo verilog file
 tsmc18_lvs.v
 tpz973gv_lvs.v

Generate Pseudo Verilog File

module RF2SH64x16 (Gen pseudo verilog for from simulation model, but leaving QA, only header definition. AA, CLKA. Gen pseudo spice by run v2lvs on pseudo verilog CENA. AB, DB. unix% v2lvs -v RF2SH64x16.v CLKB, CENB .SUBCKT RF2SH64x16 QA[15] QA[14] QA[13] QA[12] QA[11] QA[10] QA[9] QA[8] QA[7]): + QA[6] QA[5] QA[4] QA[3] QA[2] QA[1] QA[0] AA[5] AA[4] AA[3] AA[2] AA[1] AA[0] output [15:0] QA; + CLKA CENAAB[5] AB[4] AB[3] AB[2] AB[1] AB[0] DB[15] DB[14] DB[13] DB[12] input [5:0] AA; + DB[11] DB[10] DB[9] DB[8] DB[7] DB[6] DB[5] DB[4] DB[3] DB[2] DB[1] DB[0] input CLKA; + CLKB CENB input CENA; .ENDS input [5:0] AB; input [15:0] DB; ADD VDD VSSport on pseudo spice input CLKB; input CENB; .SUBCKT RF2SH64x16 QA[15] QA[14] QA[13] QA[12] QA[11] QA[10] QA[9] QA[8] QA[7] endmodule + QA[6] QA[5] QA[4] QA[3] QA[2] QA[1] QA[0] AA[5] AA[4] AA[3] AA[2] AA[1] AA[0] + CLKA CENAAB[5] AB[4] AB[3] AB[2] AB[1] AB[0] DB[15] DB[14] DB[13] DB[12] + DB[11] DB[10] DB[9] DB[8] DB[7] DB[6] DB[5] DB[4] DB[3] DB[2] DB[1] DB[0] + CLKB CENB VDD VSS

.ENDS

NARLabs Prepare command file for Calibre LVS

Edit Calibre LVSrunset

LAYOUT PATH "CHIP.calibre.gds"

LAYOUT PIMARY "CHIP"

LAYOUT SYSTEM GDSII

SOURCE PATH "source.spi"

SOURCE PRIMARY "CHIP"

•••

•••

INCLUDE "/calibre/LVS/Calibre-lvs-cur"

♦ Edit Calibre LVS rule file

... LVS BOX PVSSC LVS BOX PVSSR LVS BOX DRAM64x4s

Submit Calibre LVS

• calibre —lvs —spice layout.spi —hier —auto Calibre.lvs >lvs.log



Check Calibre LVSSummary OVERALL COMPAISON RESULTS



OVERALL COMPARISON RESULTS





PRACTICE

NTU GIEE EECS