



ARM SoC Platform



Outline

Platform based design

- ARM processors
- Introduction to AMBA
- Communications between different IPs
- Introduction to AXI



Platform Based Design

Precise definition of platform-based design


An organized method to reduce the time required and risk involved in designing and verifying a complex SoC, by heavy reuse of combinations of hardware and software IP. Rather than looking at IP reuse in a block by block manner, platform-based design aggregates groups of components into a reusable platform architecture.

System platform

A coordinated family of hardware-software architectures, satisfying a set of architectural constraints that are imposed to allow the reuse of hardware and software components




Platform Based Design



Multimedia SoC Design

A Hardware-centric View of a Platform




Source: Grant Martin and Henry Chang, ISQED 2002 Tutorial




ARM – SoC Platform Provider

Integrate all system design tools and platform in ARM realview family (old system)






ARM – SoC Platform Provider








Multimedia SoC Design



ARM926EJ-S PrimeXsys Platform



- Hardware
- Software
 - OS and RTOS
 - Software development model (SDM)
 - □ Instruction set simulator (ISS)
- Development tools
 - RealView developer suite
 - □ RealView ICE and Trace
 - Hardware platform





Ref:

- 1. Slides of "IP Core Design," National Chiao-Tung University.
- 2. Slides of "SoC Lab," MOE S&IP Consortium.
- 3. S.Furber, *ARM System-on-Chip Architecture*, Addison Wesley, 2000.
- 4. http://www.arm.com



Outline

Overview

ARM core family

Introduction to several ARM processors



Outline



ARM core family

Introduction to several ARM processors



ARM Ltd

- ARM was originally developed at Acorn Computer Limited, of Cambridge, England between 1983 and 1985.
 - 1980, RISC (Reduced Instruction Set Computer) concept at Stanford and Berkeley universities.
 - □ First RISC processor for commercial use
- 1990 Nov, ARM Ltd was founded
- ARM cores
 - Licensed to partners who fabricate and sell to customers.
- Technologies assist to design in the ARM application
 - Software tools, boards, debug hardware, application software, bus architectures, peripherals etc...
- Modification of the acronym expansion to Advanced RISC Machine.

Multimedia SoC Design



ARM Ltd

- ARM is the industry's leading provider of 32-bit embedded RISC microprocessors with almost 75% of the market!
- ARM expects 50% mobile chip market share by 2015
- 95% in smartphone market
- 80% in digital camera market
- 40% in TV market



ARM Ltd

Markets for ARM: 2015 and 2020

		2015			2020			
Application	Chip Function	Device Shipments	Chip Shipments	ARM Chips	Market Share	Device Shipments	Chip Shipments	Chip CAGR
Mobile Computing *	Apps Processors Connectivity and Control	1,800	1,800 11,000	1,600 4,000	>85% 37%	2,400	2,400 6,000	+6% +6%
Consumer Electronics **	Apps Processors Connectivity and Control	3,600	1,000 8,000	700 3,000	70% 40%	5,200	1,700 10,000	+7% +5%
Enterprise Infrastructure	Servers Networking - Infrastructure Networking - Home and Office	300	22 40 700	>0 20 200	<1% 15% 30%	400	27 180 780	+4% +5% +4%
Automotive	Apps Processors Control	90	68 2,700	65 200	>95% 7%	100	450 3,500	+34% +5%
Embedded Intelligence	Apps Processors Connectivity Control		500 600 20,000	350 300 4,400	70% 50% 22%		1,000 5,000 30,000	+15% +53% +8%
Total (in millions)			46,500	14,800	32%		71,000	+9%

* Includes smartphones, tablets, laptops.

* Includes voice-only mobile phones, desktop PCs, computer peripherals, wearables, white goods, etc.

Source: Gartner, WSTS and ARM estimates

Multimedia SoC Design




Features of the ARM Instruction Set

- Load-store architecture
 - Process values which are in registers
 - □ Load, store instructions for memory data accesses
- 3-address data processing instructions
- Conditional execution of every instruction
- Load and store multiple registers
- Shift, ALU operation in a single instruction
- Open instruction set extension through the coprocessor instruction
- Very dense 16-bit compressed instruction set (Thumb)



Coprocessors



- □ Up to 16 coprocessors can be defined
- Expands the ARM instruction set
- Each coprocessor can have up to 16 private registers of any reasonable size
- Load-store architecture

Multimedia SoC Design



Thumb

Thumb is a 16-bit instruction set

- Optimized for code density from C code
- □ Improved performance form narrow memory
- □ Subset of the functionality of the ARM instruction set
- Core has two execution states ARM and Thumb
 - □ Switch between them using **BX** instruction
- Thumb has characteristic features:
 - □ Most Thumb instruction are executed unconditionally
 - □ Many Thumb data process instruction use a 2-address format
 - Thumb instruction formats are less regular than ARM instruction formats, as a result of the dense encoding.



I/O System

- ARM handles input/output peripherals as memory-mapped with interrupt support
- Internal registers in I/O devices as addressable locations with ARM's memory map read and written using load-store instructions
- Interrupt by normal interrupt (*IRQ*) or fast interrupt (*FIQ*)
- Input signals are level-sensitive and maskable
- May include Direct Memory Access (DMA) hardware

Multimedia SoC Design



Outline

ARM core family


Introduction to several ARM processors

Multimedia SoC Design

ARM Core Family




Application Cores	Embedded Cores	Secure Cores
ARM Cortex-A53, A55, A57, A65AE, A72, A73, A75, A76AE, A76	ARM Cortex-M23, M33	SecurCore SC100
ARM Cortex-A32, A35	ARM Cortex-M10	SecurCore SC110
ARM Cortex-A12, A15, A17	ARM Cortex-M0, M1, M3, M4, M7	SecurCore SC200
ARM Cortex-A9 MPCore	ARM Cortex-R4(F), R5, R7	SecurCore SC210
ARM Cortex-A9 Single Core	ARM1156T2(F)-S	SecurCore SC300
ARM Cortex-A5, A7, A8	ARM7EJ-S	
ARM11 MPCore	ARM7TDMI	
ARM1136J(F)-S	ARM7TDMI-S	
ARM1176JZ(F)-S	ARM946E-S	
ARM720T	ARM966E-S	
ARM920T	ARM968E-S	
ARM922T	ARM996HS	
ARM926EJ-S		
Multimedia SoC Design Sl	hao-Yi Chien	21






ARM Core Family: 3 Categories



Multimedia SoC Design




Cortex-A



Multimedia SoC Design




Cortex-R



[ARM]



Cortex-M



Multimedia SoC Design



Product Code Demystified

- T: Thumb
- D: On-chip Debug support
- M: Enhanced Multiplier
- I: Embedded ICE hardware
- T2: Thumb-2
- S: synthesizable code
- E: Enhanced DSP instruction set
- J: JAVA support, Jazelle
- Z: TrustZone
- F: Floating point unit
- H: Handshake, clockless design for synchronous or asynchronous design



ARM Processor Cores (1/4)

- ARM processor core + cache + MMU
 - \rightarrow ARM CPU cores
- ARM6 \rightarrow ARM7
 - 3-stage pipeline
 - □ Keep its instructions and data in the same memory system
 - □ Thumb 16-bit compressed instruction set
 - on-chip Debug support, enabling the processor to halt in response to a debug request
 - enhanced Multiplier, 64-bit result
 - Embedded ICE hardware, give on-chip breakpoint and watchpoint support



ARM Processor Cores (2/4)

• ARM8 \rightarrow ARM9

- \rightarrow ARM10
- ARM9
 - □ 5-stage pipeline (130 MHz or 200MHz)
 - Using separate instruction and data memory ports
- ARM 10 (1998. Oct.)
 - □ High performance, 300 MHz
 - Multimedia digital consumer applications
 - Optional vector floating-point unit



ARM Processor Cores (3/4)

ARM11 (2002 Q4)

- □ 8-stage pipeline
- Addresses a broad range of applications in the wireless, consumer, networking and automotive segments
- □ Support media accelerating extension instructions
- □ Can achieve 1GHz
- □ Support AXI
- SecurCore Family
 - □ Smart card and secure IC development




ARM Processor Cores (4/4)

Cortex Family

- Provides a large range of solutions optimized around specific market applications across the full performance spectrum
- ARM Cortex-A Series, applications processors for complex OS and user applications.
 - Supports the ARM, Thumb and Thumb-2 instruction sets
- ARM Cortex-R Series, embedded processors for real-time systems.
 - Supports the ARM, Thumb, and Thumb-2 instruction sets
- ARM Cortex-M Series, deeply embedded processors optimized for cost sensitive applications.
 - Supports the Thumb-2 instruction set only



ARM Architecture





Outline

ARM core family

Introduction to several ARM processors

Multimedia SoC Design




ARM7TDMI Processor Core

- Low-end ARM core for applications like digital mobile phones
- TDMI

- **T**: Thumb, 16-bit compressed instruction set
- D: on-chip Debug support, enabling the processor to halt in response to a debug request
- M: enhanced Multiplier, yield a full 64-bit result, high performance
- □ I: Embedded ICE hardware
- Von Neumann architecture
- 3-stage pipeline, CPI ~ 1.9




ARM7TDMI Block Diagram





Debug Support



Multimedia SoC Design



ARM7TDMI Performance Characteristics

	0.13um	0.18um
Area with cache (mm ²)	-	-
Area w/o cache (mm²)	0.26	0.53
Frequency (MHz)	133	100-80
Typical mW/MHz with cache	-	-
Typical mW/MHz w/o cache	0.06	0.23



ARM9TDMI


Harvard architecture

- Increases available memory bandwidth
 - Instruction memory interface
 - Data memory interface
- Simultaneous accesses to instruction and data memory can be achieved
- 5-stage pipeline
- Changes implemented to
 - □ Improve CPI to ~1.5
 - Improve maximum clock frequency

Multimedia SoC Design



ARM926EJ-S



- ARMv5TEJ architecture (ARMv5TEJ)
- 32-bit ARM instruction and 16-bit Thumb instruction set
- DSP instruction extensions and single cycle MAC
- <u>ARM Jazelle technology</u>
- MMU which supports operating systems including Symbian OS, Windows CE, Linux
- Flexible instruction and data cache sizes
- Instruction and data TCM interfaces with wait state support
- EmbeddedICE-RT logic for real-time debug
- Industry standard AMBA bus AHB interfaces
- ETM interface for Real-time trace capability with ETM9
- Optional MOVE Coprocessor delivers video encoding performance

Multimedia SoC Design



ARM926EJ-S Performance Characteristics

	0.13um	0.18um
Area with cache (mm ²)	3.2	8.3
Area w/o cache (mm²)	1.68	4.0
Frequency (MHz)	266	200-180
Typical mW/MHz with cache	0.45	1.40
Typical mW/MHz w/o cache	0.30	1.00



ARM1176JZ(F)-S


- Powerful ARMv6 instruction set architecture
 - Thumb, Jazelle, DSP extensions
 - SIMD (Single Instruction Multiple Data) media processing extensions deliver up to 2x performance for video processing
- Energy-saving power-down modes
 - Reduce static leakage currents when processor is not in use
- High performance integer processor
 - □ 8-stage integer pipeline delivers high clock frequency
 - □ Separate load-store and arithmetic pipelines
 - Branch Prediction and Return Stack
 - □ Up to 660 Dhrystone 2.1 MIPS in 0.13µ process
- High performance memory system
 - □ Supports 4-64k cache sizes
 - Optional tightly coupled memories with DMA for multi-media applications
 - Multi-ported AMBA 2.0 AHB bus interface speeds instruction and data access
 - □ ARMv6 memory system architecture accelerates OS context-switch

Multimedia SoC Design



ARM1176JZ(F)-S

- Vectored interrupt interface and low-interrupt-latency mode speeds interrupt response and real-time performance
- Optional Vector Floating Point coprocessor (ARM1136JF-S)
 - Powerful acceleration for embedded 3D-graphics



Multimedia SoC Design



ARM1176JZ(F)-S Performance Characteristics

	0.13um	0.18um
Area with cache (mm ²)	5.55	-
Area w/o cache (mm²)	2.85	-
Frequency (MHz)	333-550	-
Typical mW/MHz with cache	0.8	-
Typical mW/MHz w/o cache	0.6	-



ARM11 MPCore


Highly configurable

- Flexibility of total available performance from implementations using between 1 and 4 processors.
- Sizing of both data and instruction cache between 16K and 64K bytes across each processor.
- Either dual or single 64-bit AMBA 3 AXI system bus connection allowing rapid and flexibility during SoC design
- Optional integrated vector floating point (VFP) unit
- Sizing on the number of hardware interrupts up to a total of 255 independent sources

Multimedia SoC Design



ARM11 MPCore




Multimedia SoC Design



Used for applications including mobile phones, set-up boxes, gaming consoles, and automotive navigation/entertainme nt systems

 High performance with low power consumption







Architecture features

- Thumb-2 instruction
 - Add 130 additional instructions to Thumb
 - High density, high performance
- NEON media and signal processing technology
 - For audio, video, and 3D graphics
 - Decode MPEG-4 VGA 30fps @ 275MHz and H.264 video @ 350MHz
- TrustZone technology
- □ VFPv3














Multimedia SoC Design

50




Process	65nm (LP)	65nm (GP)
Frequency (MHz)	650+	1100+
Area with cache (mm ²)	<4	<4
Area without cache (mm ²)	<3	<3
Power with cache (mW/MHz)	<0.59	<0.45



- Unrivalled performance with 2GHz typical operation with the TSMC 40G hard macro implementation
- Low power targeted single core implementations into cost sensitive devices
- Scalable up to four coherent cores with advanced MPCore technology
- Optional NEON[™] media and/or floating point processing engine
- Dhrystone Performance: 2.50 DMIPS/MHz per core (1-4 cores)
- ISA Support
 - □ ARM, Thumb®-2 / Thumb, Jazelle, DSP extension, Advanced SIMD NEON™ unit (Optional), Floating Point Unit (Optional)






53




Architecture	Single Core	Dual Core	Dual Core
Process	TSMC65G	TSMC40G	TSMC40G
			(Power Optimized)
DMIPS	2075	10000	4000
Frequency (MHz)	830	2000	800
Energy Efficiency (mW/DMIPS)	5.2	5.26	8
Power	0.4W	1.9W	0.5W
Area (mm²)	1.5 (excludes caches)	6.7 (including L1 parity and all DFT/DFM)	4.6 (including all DFT/DFM)






- Working frequency: 1GHz— 2.5GHz
- 1—4 Cores
- Out-of-order superscalar pipeline with a tightly-coupled low-latency level-2 cache which can be up to 4MB
- Full hardware virtualization, Large Physical Address Extensions (LPAE) addressing up to 1TB of memory as well as error correction capability for fault-tolerance and soft-fault recovery





- Designed for low-cost, fully featured entry-level smart phones and other low-power applications
- Best power-efficiency and footprint as a standalone applications processor
 - More performance than 2011 mainstream smartphone CPU
 - Up to 20% more performance while consuming 60% less power
- Companion CPU to Cortex-A15 to enable big.LITTLE Processing






Architecture

- □ Cortex ARMv7-A processor
- □ Out-of-order CPUs with a 11+ stage pipeline

Multicore

- □ 1-4X SMP within a single processor cluster
- Multiple coherent SMP processor clusters using AMBA® 4 ACE technology
- □ Compatible with CCI-400 for up to two clusters
- ISA Support
 - □ ARM and Thumb-2
 - □ TrustZone® security technology
 - □ NEON[™] Advanced SIMD
 - DSP & SIMD extensions
 - □ VFPv4 Floating point
 - Hardware virtualization support
 - □ Large Physical Address Extensions (LPAE)
 - Integer Divide
 - □ Fused MAC
 - □ Hypervisor debug instructions





ARMv8-A

- Multicore 1-4x Symmetrical Multiprocessing (SMP) within a single processor cluster, and multiple coherent SMP processor clusters through AMBA® 5 CHI or AMBA 4 ACE technology
- ISA Support
 - □ AArch32 for full backward compatibility with ARMv7
 - AArch64 for 64-bit support and new architectural features
 - □ TrustZone® security technology
 - NEON Advanced SIMD
 - DSP & SIMD extensions
 - VFPv4 Floating point
 - □ Hardware virtualization support
- big.LITTLE with A53



3.5x

2016

16nm FinFET


Increase in sustained performance in smartphone power budget

1.9x Cortex-A57

2015

20nm

ARM Cortex-A72



- ARMv8-A Architecture
- 1-4x SMP within a single processor cluster, and multiple coherent SMP processor clusters through AMBA® 5 CHI or AMBA 4 ACE technology

1.0x Cortex-A15


> 2014 28nm

- ISA Support
 - AArch32 for full backward compatibility with ARMv7
 - AArch64 for 64-bit support and new architectural features
 - □ TrustZone® security technology
 - □ NEON[™] Advanced SIMD
 - DSP & SIMD extensions
 - VFPv4 Floating point
 - □ Hardware virtualization support




Big.LITTLE Processing Architecture

- A15 and Cortex-A7 systems have hardware cache coherency
- CCI-400 provides cache coherency between clusters
- GIC-400 provides transparent Interrupt control






big.LITTLE Processing Architecture




big.LITTLE Processing Architecture

Why Choose Cortex-A7





One Example




Multimedia SoC Design



Another Example


MT6595 Platform Block Diagram



http://event.mediatek.com/_en_octacore/index.html Shao-Yi Chien




Another Example



Multimedia SoC Design



Another Example: Helio X20



Multimedia SoC Design






Ref: AMBA Specification Rev. 2.0



Outline





Outline







BUS Brief

In a system, various subsystems must have interfaces to one another

- The bus serves as a shared communication link between subsystems
- Advantages
 - □ Low cost
 - Versatility
- Disadvantage
 - Performance bottleneck

Multimedia SoC Design



AMBA Introduction

Advanced Microcontroller Bus Architecture

 An on-chip communication standard

 Three buses defined

 AHB (Advanced High-performance Bus)
 ASB (Advanced System Bus)
 APB (Advanced Peripheral Bus)



AMBA History


- AMBA 1.0
 - ASB and APB
 - Tri-state implementation
- AMBA 2.0
 - □ AHB, ASB, and APB
 - □ Multiplexer architecture to eliminate timing problem
- AMBA 3.0
 - □ AMBA Advanced eXtensible Interface (AXI)
- AMBA 4.0
 - □ Minor changes to AXI
 - AXI4-Lite, AXI4-Stream
 - □ In phase 2: ACE (AXI Coherency Extensions), ACE-Lite
- AMBA 5.0
 - □ AHB
 - □ Coherent Hub Interface (CHI)

Multimedia SoC Design



A Typical AMBA 2.0 System

Processors or other masters/slaves can be replaced





AHB

- High performance
- Pipelined operation
- Multiple bus masters (up to 16)
- Burst transfers
- Split transactions
- Bus width: 8, 16, 32, 64, 128 bits
- Mux-type bus
- Single clock edge (rising edge) design
- Recommended for new designs



ASB

High performance Pipelined operation Multiple bus masters Burst transfers Bus width: 8, 16, 32 bits Tristate-type bus Falling edge design



APB

Lower power

- Latched address and control
- Simple interface
- Suitable for many peripherals
- Single clock edge (rising edge) design
- Appears as a local secondary bus that is encapsulated as a single AHB or ASB slave devices



AHB Components

- AHB master
 - □ Initiate a read/write operation
 - Only one master is allowed to use the bus
 - □ uP, DMA, DSP, …
- AHB slave
 - □ Respond to a read/write operation
 - Address mapping
 - External memory I/F, APB bridge, internal memory, ...
- AHB arbiter
 - Ensure that which master is active
 - □ Arbitration algorithm is not defined in ABMA spec.
- AHB decoder
 - Decode the address and generate select signal to slaves



APB Components

AHB2APB Bridge

- Provides latching of all address, data, and control signals
- Provides a second level of decoding to generate slave select signals for the APB peripherals
- All other modules on the APB are APB slaves
 - □ Un-pipelined
 - □ Zero-power interface
 - □ Timing can be provided by decode with strobe timing
 - □ Write data valid for the whole access



Notes on the AMBA Specification


- Technology independent
- Not define electrical characteristics
- Timing specification only at the cycle level
 - Exact timing requirements will depend on the process technology used and operation frequency



Outline









Multimedia SoC Design



AHB Bus Interconnection





AHB Signals



Name	Source	Description
HCLK	Clock source	Bus clock
HRESETn	Reset controller	Reset
HADDR[31:0]	Master	Address bus
HTRANS[1:0]	Master	Transfer type
HWRITE	Master	Transfer direction
HSIZE[2:0]	Master	Transfer size
HBURST[2:0]	Master	Burst type
HPROT[3:0]	Master	Protection control
HWDATA[31:0]	Master	Write data bus
HSELx	Decoder	Slave select
HRDATA[31:0]	Slave	Read data bus
HREADY	Slave	Transfer done
HRESP[1:0]	Slave	Transfer response (status)



Basic AHB Signals

HRESETn

- □ Active low
- HADDR[31:0]
 - □ The 32-bits system address bus
- HWDATA[31:0]
 - □ Write data bus, from master to slave

HRDATA[31:0]

Read data bus, from slave to master

Multimedia SoC Design



Basic AHB Signals (cont.)

HTRANS

Indicates the type of the current transfer

NONSEQ, SEQ, IDLE, or BUSY

HSIZE

Indicate the size of the transfer

HBURST

□ Indicate the burst type of the transfer

HRESP

Shows the status of bus transfer, from slave to master

OKAY, ERROR, RETRY, or SPLIT



Basic AHB Signals (cont.)

HREADY

- □ High: the slave indicate the transfer done
- Low: the slave extend the transfer

HREADY_IN

- From decoder
- Decoder tell the slave that the bus is available
- □ Not explained in AMBA spec. 2.0 !!



Basic AHB Transfers


Two distinct sections
 The address phase, only one cycle
 The data phase, may require several cycles, achieved by HREADY signals
 Pipeline transaction

 Address phase is before the data phase



Basic AHB Transfers (cont.)


A simple transfer with no wait state






Basic AHB Transfers (cont.)

A simple transfer with two wait states





Basic AHB Transfers (cont.) Multiple transfers





Transfer Type

HTRANS[1:0]: transfer type Four types, IDEL, BUSY, NONSEQ,SEQ 00 : IDLE

□ No transfers

□ When master grant bus, but no transfer

01 : BUSY

Allow the master to insert IDLE cycle during transfers

Multimedia SoC Design



Transfer Type (cont.)

10 : NOSEQ

Indicate a single transfer

□ or the first transfer of a burst

The address & control signals are unrelated to the previous transfer


■ 11 : SEQ

□ Indicate the following transfers

□ The address is related to the previous transfer



Transfer Type Example





AHB Control Signals HWRITE High : write Low : read

HSIZE[2:0]

- 🗆 000 : 8 bits
- □ 001 : 16 bits
- □ 010 : 32 bits
- □ 011 : 64 bits

- □ 100 : 128 bits
- □ 101 : 256 bits
- □ 110 : 512 bits
- □ 111 : 1024 bits

□ The max is constrained by the bus configuration

□ 32 bits (010) is often used

Multimedia SoC Design



Burst Operation

- AHB burst operations
 - 4-beat, 8-beat, 16-beat, single transfer, and undefined-length transfer
 - Both incrementing & wrapping burst
- Incrementing burst
 - Sequential, the address is just the increment of the previous one

Wrapping burst

□ If the start address is not aligned (size x beats), the address will wrap when the boundary is reached

□ Ex: 4-beat wrapping burst of word (4-byte): 0x34→0x38→0x3C→0x30

Multimedia SoC Design



Address Calculation Example

The address calculation is according to HSIZE and HBURST Example: HSIZE = 010 (32 bits) with starting address = 0x48

HBURST	Туре	Address	
000	SINGLE	0x48	
001	INCR	0x48, 0x4C, 0x50, The most useful	
010	WRAP4	0x48, 0x4C, 0x40, 0x44	
011	INCR4	0x48, 0x4C, 0x50, 0x54	
100	WRAP8	0x48, 0x4C, 0x50, 0x54, 0x58, 0x5c, 0x40, 0x44	
101	INCR8	0x48, 0x4C, 0x50, 0x54, 0x58, 0x5c, 0x60, 0x64	
110	WRAP16	0x48, 0x4C,, 0x7c, 0x40, 0x44	
111	INCR16	0x48, 0x4C,, 0x7c, 0x80, 0x84	

Multimedia SoC Design



Important!!


Burst transfer can't cross the 1K boundary

- Because the minimal address range for a slave is 1 KB
- $\label{eq:NONSEQ} \begin{array}{c} \rightarrow & \mathsf{SEQ} \rightarrow \mathsf{1KB} \ \mathsf{Boundary} \rightarrow \\ & \mathsf{NONSEQ} \rightarrow & \mathsf{SEQ} \ldots \end{array}$

The master should not attempt to start a fixed-length incrementing burst which would cause this boundary to be crossed




Example: 4-Beat Wrapping Burst




Multimedia SoC Design



Example: 4-Beat Incrementing Burst



Example: Undefined-Length Burst



Multimedia SoC Design



Address Decoding


HSELx : slave select

- □ Indicate the slave is selected by a master
- A central address decoder is used to provide the select signal
- A slave should occupy at least 1KB of memory space
- An additional default slave is used to fill up the memory map

Multimedia SoC Design



Address Decoding (cont.)



Multimedia SoC Design



Slave Response

The slave accessed must respond the transfer

- The slave may
 - Complete the transfer
 - Insert wait state
 - □ Signal an error to indicate the transfer failure
 - Delay the transfer, leave the bus available for other transfer (split)

Multimedia SoC Design



Slave Response Signals

- HREADY : transfer done
- HRESP[1:0] : transfer response
- 00 : OKAY
 - Successful
- 01 : ERROR

□ Error

- 10 : RETRY
 - The transfer is not completed
 - Ask the master to perform a retry transfer
- 11 : SPLIT
 - □ The transfer is not completed
- Ask the master to perform a split transfer
 Multimedia SoC Design
 Shao-Yi Chien



Two-cycle Response

HRESP[1:0]


OKAY: single cycle response

- □ ERROR : two-cycle response
- RETRY : two-cycle response
- □ SPLIT : two-cycle response
- Two-cycle response is required because of the pipeline nature of the bus. This allows sufficient time for the master to handle the next transfer

Multimedia SoC Design




Retry Response Example



Multimedia SoC Design



ERROR Response Example An error response which needs three cycles





Different Between Retry and Split

The major difference is the way of arbitration

- RETRY: the arbiter will continue to use the normal priority
- SPLIT: the arbiter will adjust the priority scheme so that any other master requesting the bus will get access
 - Requires extra complexity in both the slave and the arbiter
- A bus master should treat RETRY and SPLIT in the same manner



Data Bus

- Because of non-tri-state, separate read & write buses
- Endianness
 - □ Not specified in the AMBA spec.
 - All the masters and slaves should of the same endianness
 - Dynamic endianness is not supported

For IP design, only IPs which will be used in wide variety of applications should be made biendian

Multimedia SoC Design



Active Bytes Lanes for a 32-bit Little-Endian Data Bus

Transfer size	Address offset	DATA [31:24]	DATA [23:16]	DATA [15:8]	DATA [7:0]
Word	0	~	~	\checkmark	\checkmark
Halfword	0	-	-	\checkmark	\checkmark
Halfword	2	~	\checkmark	-	-
Byte	0	-	-	-	\checkmark
Byte	1	-	-	\checkmark	-
Byte	2	-	~	-	-
Byte	3	~	-	-	-

Multimedia SoC Design



Active Bytes Lanes for a 32-bit Big-Endian Data Bus

Transfer size	Address offset	DATA [31:24]	DATA [23:16]	DATA [15:8]	DATA [7:0]
Word	0	\checkmark	\checkmark	\checkmark	\checkmark
Halfword	0	\checkmark	\checkmark	-	-
Halfword	2	-	-	\checkmark	\checkmark
Byte	0	\checkmark	-	-	-
Byte	1	-	\checkmark	-	-
Byte	2	-	-	\checkmark	-
Byte	3	-	-	-	\checkmark

Multimedia SoC Design



AHB Arbitration Signals

Name	Source	Description
HBUSREQx	Master	Bus request
HLOCKx	Master	Locked transfers
HGRANTx	Arbiter	Bus grant
HMASTER[3:0]	Arbiter	Master number
HMASTLOCK	Arbiter	Locked sequence
HSPLITx[15:0]	Slave (SPLIT- capable)	Split completion request



Arbitration Signals (cont.)

HBUSREQ

- Bus request
- HLOCKx :

High: the master requires locked access to the bus

HGRANTx

□ Indicate the master x accessible to the bus

Master x gains ownership: HGRANTx=1 & HREADY=1



Arbitration Signals (cont.)

- HMASTER[3:0]
 - Indicate which master is transferring, information for splitting
- HMASTLOCK

□ Indicate the master is performing a locked transfer

HSPLITx[15:0]


- Used by the slave to indicate the arbiter which master should be allowed to re-attempt a split transaction
- □ Each bit corresponds to a single master

Multimedia SoC Design



Arbitration Example (1)

Granting access with no wait state




Multimedia SoC Design



Arbitration Example (2)


Granting access with wait states



Multimedia SoC Design




Arbitration Example (3)



117



Bus Master Grant Signals



Multimedia SoC Design



Notes

For a fixed length burst, it is not necessary to continue request the bus

- For a undefined length burst, the master should continue to assert the request until it has started the last transfer
- If no master requests the bus, grant to the default master with HTRANS=IDLE
- It is recommended that the master inserts an IDLE transfer after any locked sequence to provide the opportunity for changing arbitration



Split Transfer Sequence

The master starts the transfer.

- If the slave decides that it may take a number of cycles to obtain the data, it gives a SPLIT transfer response. The slave record the master number, HMASTER. Then the arbiter change the priority of the masters.
- The arbiter grants other masters, bus master handover.
- When the slave is ready to complete the transfer, it asserts the appropriate bit of the HSPLITx bus to the arbiter.
- The arbiter restores the priority
- The arbiter will grant the master so it can re-attempt the transfer
- Finish




Preventing Deadlock

- It is possible for deadlock if a number of different masters attempt to access a slave which issues SPLIT or RETRY
- The slave can withstand a request from every master in the system, up to a maximum of 16. It only needs to record the master number. (can ignore address and control)
- A slave which issues RETRY responses must only be accessed by one master at a time.
 - Some hardware protection mechanisms, such as ERROR message, can be used.




AHB Master Interface



Multimedia SoC Design







AHB Arbiter

Arbiter requests and locks



Reset

Clock

ocks

HBUSREQx1

HBUSREQx2

HBUSREQx3

HADDR[31:0]

HSPLITx[15:0]

HTRANS[1:0]

HBURST[2:0]

HRESP[1:0]

HREADY

HRESETn

HCLK

HLOCKx1

HLOCKx2

HLOCKx3

/ ai


AHB arbiter HGRANTx2 HGRANTx3 HMASTER[3:0] HMASTLOCK

HGRANTx1

Multimedia SoC Design



AHB Decoder



Multimedia SoC Design



Review on AHB

Main components □ Master, slaves, arbiter, decoder How the transfer progress □ The pipelined scheme How to increase the performance □ Burst read/write Arbitration □ Bus ownership handover

Multimedia SoC Design



Other Topics

AHB-Lite

Multi-layer AHB

Multimedia SoC Design



AHB-Lite

AHB-Lite

- □ A subset of the full AHB specification
- Only one single bus master used
- No need of the request/grant protocol to the arbiter
- □ No arbiter
- □ No Retry/Split response from slaves
- □ No master-to-slave multiplexor




AHB-Lite Interchangeability

Component	Full AHB system	AHB-Lite system
Full AHB master	ok	ok
AHB-Lite master	Need standard AHB master wrapper	ok
AHB slave (no Retry/Split)	ok	ok
AHB slave with Retry/Split	ok	Need standard AHB slave wrapper



AHB-Lite Block Diagram



Multimedia SoC Design



Multi-layer AHB


Multi-layer AHB

- Enables parallel access paths between multiple masters and slaves by an interconnection matrix
- Increase the overall bus bandwidth
- □ More flexible system architecture
 - Make slaves local to a particular layer
 - Make multiple slaves appear as a single slave to the interconnection matrix
 - Multiple masters on a single layer



Multi-layer AHB


A simple multi-layer system



Multimedia SoC Design



Multi-layer AHB Local slaves Slave #4 and Slave #5 can only be accessed by Master #2




Multimedia SoC Design



Multi-layer AHB

Multiple slaves on one slave port

- Combine low-bandwidth slaves together
- Combine salves usually accessed by the same master together






Multi-layer AHB

Multiple masters on one layer

- Combine masters which have low-bandwidth requirements together
- Combine special masters together







Communications between Different IPs



Communications

CPU (master) ← → IP (slave) IP (master) ← → IP (slave)




Memory Mapped I/O

- Each slave occupies a range of (>1KB) address space in the system
- All the slaves are addressable
- Memory mapped register/memory
- CPU/IP and read/write data to other IP as read/write data from/to memory



Communication between IPs

After the master is granted by the arbiter, it can access all the slaves on the bus




Write(address, data) Read(address, data)

Ex: Write(0x30020, 0x0) Read(0x30100, &temp)

Multimedia SoC Design




An IP Can Have Both Master and Slave I/F






Communication between CPU and IP

- CPU is always the master
- The IP is always the slave
- The IP can initiate the feedback with interrupt
- After interrupt, the CPU enters interrupt mode, and the interrupt is handled with interrupt service routine (ISR)






Example: DMA



Multimedia SoC Design




Example: DMA





Example: DMA






Example: DMA

 Step 1: CPU sets the (source address), (destination address), and (size) with the slave I/F


- □ Write(0x30008, 0x10000)
- □ Write(0x3000C, 0x20000)
- □ Write(0x30010, 0x100)
- Step 2: starts DMA
 Write(0x30000, 0x1)





Example: DMA

 Step 3: DMA moves data from memory 1 to memory 2 with the two master I/F






Example: DMA

Step 4: DMA interrupts CPU

Step 5: CPU checks the status of DMA


Read(0x30004, &status)





Example: Hardware Accelerator with both Master and Slave I/F

- Both master port & slave port in your design
 - Read/write data via master port
 - Configured by the others via slave port
 - Such as some parameters set by the processor







Ref: AMBA AXI Protocol Specification v1.0



Objectives

- Be suitable for high-bandwidth and low-latency designs
- Enable high-frequency operation without using complex bridges
- Meet the interface requirements of a wide range of components
- Be suitable for memory controllers with high initial access latency
- Provide flexibility in the implementation of interconnect architectures
- Be backward-compatible with existing AHB and APB interfaces.



Key Features

Separate address/control and data phases

- Support for unaligned data transfers using byte strobes
- Burst-based transactions with only start address issued
- Separate read and write data channels to enable lowcost *Direct Memory Access* (DMA)
- Ability to issue multiple outstanding addresses
- Out-of-order transaction completion
- Easy addition of register stages to provide timing closure
- Include optional extensions that cover signaling for lowpower operation



Architecture

AXI is burst-based

- Each transaction has address and control information on address channel that describes the nature of the data to be transferred
- Five channels: read and write address channels, read data channel, write data channel, write response channel
 - Consists of a set of information signals and uses a two-way VALID and READY handshake mechanism
 - The read data channel and write data channel also include a LAST signal to indicate when the transfer of the final data item within a transaction takes place.



Channels (1)

Read and write address channels (AXXX)

- Carry address and control information
- □ Variable-length bursts, from 1 to 16 data transfers per burst
- □ Bursts with a transfer size of 8-1024 bits
- □ Wrapping, incrementing, and non-incrementing bursts
- □ Atomic operations, using exclusive or locked accesses
- □ System-level caching and buffering control
- Read data channel (RXXX)
 - Convey read data and read response
 - The data bus, which can be 8, 16, 32, 64, 128, 256, 512, or 1024 bits wide
 - A read response indicating the completion status of the read transaction

Multimedia SoC Design

Shao-Yi Chien



Channels (2)

Write data channel (WXXX)

- The data bus, which can be 8, 16, 32, 64, 128, 256, 512, or 1024 bits wide
- One byte lane strobe for every eight data bits, indicating which bytes of the data bus are valid


□ Is always treated as buffered

- Write response channel (BXXX)
 - Completion signaling which occurs once for each burst



Channels (3)


Channel architecture of reads



Shao-Yi Chien




Channels (4)Channel architecture of writes



Multimedia SoC Design



Interface and Interconnection



Enables a variety of different interconnection implementations

Shared address and data buses

- □ Shared address buses and multiple data buses
- Multilayer, with multiple address and data buses




Register Slices

AXI channels transfers information in only one direction, and there is no requirement for a fixed relationship

- Enables the insertion of a register slice in any channel
- Trade-off between cycles of latency and maximum frequency of operation




Example: Read Burst






Example: Overlapping Read Burst







Multimedia SoC Design

Shao-Yi Chien



Transaction Ordering

Enables out-of-order transaction completion

- Give an ID tag to every transaction
 - \square Transaction with the same ID \clubsuit in-order
 - $\hfill\square$ Transaction with different ID \clubsuit can be completed out-of-order
- The ID tag is similar to a master number, but each master can implement multiple virtual masters by supplying different ID tags (virtual master number)
- Simple masters can issue every transaction with the same ID tag, and simple slaves can respond to every transaction in order, irrespective of the ID tag.



Signal Descriptions (1)

Global signals

Signal	Source	Description
ACLK	Clock source	Global clock signal
ARESETn	Reset source	Global reset signal



Signal Descriptions (2)

Write address channel signals (1)

Signal	Source	Description
AWID[3:0]	Master	Write address ID
AWADDR[31:0]	Master	Write address (the first address)
AWLEN[3:0]	Master	Burst length: 0(1)—15(16)
AWSIZE[2:0]	Master	Burst size: 2 ^{AWSIZE}
AWBURST[1:0]	Master	Burst type (00: FIXED, 01: INCR, 10: WRAP, 11: Reserved)
AWLOCK[1:0]	Master	Lock type (00: normal, 01: exclusive, 10: locked, 11: reserved)
AWCACHE[3:0]	Master	Cache type



Signal Descriptions (3)

Write address channel signals (2)

Signal	Source	Description
AWPROT[2:0]	Master	Protection type: normal, privileged, or secure
AWVALID	Master	Write address valid. Remain stable until the AWREADY signal goes high
AWREADY	Slave	Write address ready



Signal Descriptions (4)

Write data channel signals

Signal	Source	Description
WID[3:0]	Master	Write ID tag, must match to AWID
WDATA[31:0]	Master	Write data (up to 1024 bits)
WSTRB[3:0]	Master	Write strobes. Indicate which byte lanes to update in memory. 1 bit for each eight bits.
WLAST	Master	Write last
WVALID	Master	Write valid
WREADY	Slave	Write ready



Signal Descriptions (5)

Write response channel signals

Signal	Source	Description
BID[3:0]	Slave	Response ID, must match to AWID
BRESP[1:0]	Slave	Write response. OKAY, EXOKAY, SLVERR, and DECERR
BVALID	Slave	Write response valid
BREADY	Master	Response ready



Signal Descriptions (6)

Read address channel signals (1)

Signal	Source	Description
ARID[3:0]	Master	Read address ID
ARADDR[31:0]	Master	Read address (the first address)
ARLEN[3:0]	Master	Burst length: 0(1)—15(16)
ARSIZE[2:0]	Master	Burst size: 2 ^{AWSIZE}
ARBURST[1:0]	Master	Burst type (00: FIXED, 01: INCR, 10: WRAP, 11: Reserved)
ARLOCK[1:0]	Master	Lock type (00: normal, 01: exclusive, 10: locked, 11: reserved)
ARCACHE[3:0]	Master	Cache type



Signal Descriptions (7)

Read address channel signals (2)

Signal	Source	Description
ARPROT[2:0]	Master	Protection type: normal, privileged, or secure
ARVALID	Master	Read address valid. Remain stable until the ARREADY signal goes high
ARREADY	Slave	Read address ready



Signal Descriptions (8)

Read data channel signals

Signal	Source	Description
RID[3:0]	Slave	Read ID tag, must match to ARID
RDATA[31:0]	Slave	Write data (up to 1024 bits)
RRESP[1:0]	Slave	Read response. OKAY, EXOKAY, SLVERR, and DECERR
RLAST	Slave	Read last
RVALID	Slave	Read valid
RREADY	Master	Read ready



Signal Descriptions (9)


Low-power interface signals

Signal	Source	Description
CSYSREQ	Clock controller	System low-power request
CSYSACK	Peripheral device	Low-power request acknowledgement
CACTIVE	Peripheral device	Clock active: indicates that the peripheral requires its clock signal



Channel Handshake (1)


Normal case





Channel Handshake (2)


■ The destination can accept the data or control information in a single cycle as soon as it becomes valid → high efficiency





Channel Handshake (3)

The transfer occurs immediately





Dependencies between Channel Handshake Signals

