



# Introduction to SoC, Multimedia Systems, and ESL

Shao-Yi Chien





# Outline


- Introduction to SoC
- Relationship between SoC and multimedia systems
- Challenges for SoC Design
- SoC design methodologies
- New SoC design methodologies: ESL
- Modeling issues
- Some existing system-level design tools
- Conclusion



# Outline

- Introduction to SoC
- Relationship between SoC and multimedia systems
- Challenges for SoC Design
- SoC design methodologies
- New SoC design methodologies: ESL
- Modeling issues
- Some existing system-level design tools
- Conclusion


# Silicon Evolution





# Why System-on-a-Chip?

## Design Paradigm Shift



ASIC/ASSP

Yesterday

Assembly




System-Board



IP/System-Board

Today


Integration



SOC



# Changes in the Nature of IC Design




(IEEE Spectrum Nov, 1996)

# From ASIC to SoC

## Yesterday

- HW only
- Perfect interconnection



```

module counter(
    clk, //Clock signal.
    reset_n, //Async. reset signal, active low.
    enable, //Sync. enable signal. The counter won't act without enable==1b1.
    data //output counter data.
);


input clk; //Clock signal.
input reset_n; //Async. reset signal, active low.
input enable; //Sync. enable signal. The counter won't act without enable==1b1.
output [1:0] data; //output counter data.

reg [1:0] data, data_w;

...



always@(posedge clk or negedge reset_n)
begin
    if(reset_n)
    begin
        data_w <= #1 2'd0;
    end
    else
    begin
        data_w <= #1 data_w;
    end
end
endmodule

```



## Today

- Heterogeneous
- CPU + dedicated HW
- Multiple SW stacks
- Non perfect interconnect






# Outline

- Introduction to SoC
- Relationship between SoC and multimedia systems
- Challenges for SoC Design
- SoC design methodologies
- New SoC design methodologies: ESL
- Modeling issues
- Some existing system-level design tools
- Conclusion





# Digital Convergence





# Multimedia Technology for Human Life

- From office to home and the outdoors
- From large devices to portable devices
- From specific people to everybody

***Any Time  
Any Where  
At Will***






# Relationship between SoC and Multimedia Systems

- Multimedia systems integrate many subsystems
  - User interface
  - Image/video/audio capturing
  - Image/video/audio displaying
  - Image/video/audio processing and coding
  - Communication and storage
- High volume of the consumer electronics
- Both the factors make multimedia system a highly possible application for SoC
  - TV/STB, mobile phones, wearable devices, AR/VR, automotive electronics, multimedia players, multimedia portable players, game consoles, ...


# SoC Example: Set Top Box Controller





# SoC Example: Multimedia Mobile Phones (1)


- Renesas application processor for 3G cellular phones



T. Kamei et al., “A resume-standby application processor for 3G cellular phones,” *ISSCC Dig. Tech. Papers*, pp. 336—337, Feb., 2004.



# SoC Example: Multimedia Mobile Phones (2)




T. Kamei et al., "A resume-standby application processor for 3G cellular phones," *ISSCC Dig. Tech. Papers*, pp. 336—337, Feb., 2004.



# SoC Example: Smartphone Processor


## MT6595 Platform Block Diagram

[http://event.mediatek.com/\\_en\\_octacore/index.html](http://event.mediatek.com/_en_octacore/index.html)



# SoC Example: Smartphone Processor


## The Complete Snapdragon 810 Platform





# SoC Example: Smartphone Processor

- Snapdragon 845





# SoC Example: Smartphone Processor

The World's First Smartphone SoC Chipset  
with a Dedicated **N**eural-network **P**rocessing **U**nit



HUAWEI Kirin 970





# Outline


- Introduction to SoC
- Relationship between SoC and multimedia systems
- **Challenges for SoC Design**
- SoC design methodologies
- New SoC design methodologies: ESL
- Modeling issues
- Some existing system-level design tools
- Conclusion

# SoC Dilemmas

- ❑ While SoC complexity is increasing, the time to market of consumer products is decreasing.
- ❑ IC designer lacks expertise of system developers.
- ❑ How to integration of internal virtual components (VC) and external VC?



# Engineering Productivity Gap



- ❑ Engineering productivity has not been keeping up with silicon gate capacity for several years.
- ❑ Companies have been using larger design teams, making engineers work longer hours, etc., but clearly the limit is being reached.

# Challenges

## ❑ Interoperability and Integration

- ❑ IPs (Intellectual properties) present a multitude of interoperability and integration challenges. System-Level Integration
- ❑ IPs may come in several forms: Hard, Soft, Firm
- ❑ Common interface between blocks?

# Challenges (cont.)


- ❑ EDA Tool Interoperability
  - ❑ These data formats may or may not be compatible.
  - ❑ Standardizing these diverse data formats.
- ❑ Testing an SoC
  - ❑ An SoC's complexity requires extensive.
  - ❑ It's necessary to test each VC separately.
- ❑ Process-Level Portability
  - ❑ Soft IP & Firm IP
  - ❑ Hard IP



# Outline


- Introduction to SoC
- Relationship between SoC and multimedia systems
- Challenges for SoC Design
- SoC design methodologies
- New SoC design methodologies: ESL
- Modeling issues
- Some existing system-level design tools
- Conclusion

# Design and Verification Step



# Typical SOC design flow


- Overlap in specification/architecture phase and RTL-design phase; multiple design changes
  - Architecture design done informally
- SW development starting late in the project






# SoC Verification Gaps

- Different languages are spoken
    - At different levels of abstraction
    - By HW / SW / systems people
- ⇒ Problems, bottlenecks, and misunderstandings are detected too late.







# Verification at the Backend





# SoC Verification Challenges



30%  
Design



70%  
Verification



# System Level Design Matters

**65% in 2003**

**61%**  
of IC designs  
require  
one or more  
re-spins



Source:  
2002 Collett International

**RTL bugs**


**Specification and RTL bugs cause re-spins!**

# SoC Design Methodologies

<u>System-Level IC Architecture</u>	<u>IP Sourcing</u>	<u>IP Integration</u>	<u>Chip Implementation</u>	<u>Chip Fabrication</u>
<ul style="list-style-type: none"> <li>•System Architecture</li> <li>•Chip Architecture</li> <li>•Technology Selection</li> <li>•Algorithm Develop</li> </ul>	<ul style="list-style-type: none"> <li>•In-house IP</li> <li style="text-align: center;">+</li> <li>•3rd party IP</li> <li>-Selection</li> <li>-Qualification</li> <li>-Licensing</li> </ul>	<ul style="list-style-type: none"> <li>•Digital logic</li> <li style="text-align: center;">+</li> <li>•Mixed-signal</li> <li>•Embedded Memory</li> <li>•Embedded Micro's</li> </ul>	<ul style="list-style-type: none"> <li>•FPGA</li> <li>•Gate array</li> <li>•Standard cells</li> <li>•Megacell library</li> <li>•Datapath compiler</li> <li>•Memory compiler</li> <li style="text-align: center;">+</li> <li>•Hand-crafted</li> <li>•In-house tools</li> </ul>	<ul style="list-style-type: none"> <li>•3rd party foundry services</li> </ul>

Note: Shaded area is the conventional ASIC development process  
(Dr. H. D. Lin in 8th VLSI/CAD workshop )


# Top-Down Design Flow (RMM)



# Spiral SOC Design Flow (RMM)

## System Design and Verification


Physical Spec.      Timing Spec.      Hardware Spec.      Software Spec.



## Final Placement and Route



# Platform Based Design





# Platform Based Design

## ■ Platform

- **An integrated and managed set of common features**, upon which a set of products or **product family** can be built. A platform is a virtual component (VC).

## ■ Platform-based design


- An integration oriented design approach emphasizing **systematic reuse**, for developing complex products based upon platforms and compatible hardware and software VCs, intended **to reduce development risks, costs, and time to market.**



# Platform Based Design


- More precise definition of platform-based design
  - An organized method to reduce the time required and risk involved in designing and verifying a complex SoC, by heavy reuse of combinations of hardware and software IP. Rather than looking at IP reuse in a block by block manner, platform-based design aggregates groups of components into a reusable platform architecture.
- System platform
  - A coordinated family of hardware-software architectures, satisfying a set of architectural constraints that are imposed to allow the reuse of hardware and software components

# A Hardware-centric View of a Platform



Source: Grant Martin and Henry Chang, ISQED 2002 Tutorial

# A Software-centric View of a Platform



Source: Grant Martin and Henry Chang, ISQED 2002 Tutorial





# Other Design Techniques/Problems

- Hardware/software partition
- Hardware/software co-design
- Hardware/software co-verification
  
- The EDA tool?



# Outline

- Introduction to SoC
- Relationship between SoC and multimedia systems
- Challenges for SoC Design
- SoC design methodologies
- **New SoC design methodologies: ESL**
- Modeling issues
- Some existing system-level design tools
- Conclusion




# Emerging SoC Design Flow (1/2)

- The design methodologies developed for earlier SoC technology are inadequate to the task of designing a multiprocessor SoC
  - Electronic system-level (ESL) design methodology has been devised to solve these problems
- Virtual Prototype
  - A high-speed (20MHz or more) functional model of the target chip
  - Can quickly assemble, simulate, and analyze alternative architectures
  - Allows software development to start many months before a hardware prototype is available

# Emerging SoC Design Flow (2/2)

## ESL : Electronic System Level Design





# Electronic System-Level (ESL) Design

- A set of methodologies that enables SoC engineers to efficiently develop, optimize and verify complex system architectures and embedded software
- The foundation for the continuously verifying downstream register-transfer level (RTL) implementation and subsequent software development






# ESL: New SOC Design Flow

## ■ Architecture closure

- Achieve a reduction # of RTL iterations
- Can perform concurrent HW and SW design
- Shorten the time it takes to get to golden RTL





# Architectural Closure

Model the entire system (HW & SW) to verify that it meets the performance goals optimally

## □ Validate the architecture

- Eliminate bottlenecks in Bus transactions
- Refine data buffer structure/management
- Close on HW/SW partitioning

## □ Perform software-based testing

- Verify system setup, peripheral drivers and key application SW features
- Optimize timing-critical tasks of the embedded software



# RTL Closure

Goal: Implement and verify the architecture in RTL

## □ Individual block (IP) level


- Implement/synthesize RTL blocks or
- Import (& re-validate) design IP
- “Prove” block-level functionality and performance
- Check conformance to specifications/standards

## □ Full chip level

- Resolve micro-architecture corner cases (clock domains, FIFOs, handshakes, split Bus transactions)
- Integrate imported IP, show chip-level integrity
- Perform software execution (reset.....)


# SOC Design Flows

Typical Flow: *Step 1 and 2 performed on RTL model*



*Incomplete  
and Slow!  
Limited SW*

New Flow: *Step 1 on transaction level, step 2 on RTL model*



*Complete  
and Fast!  
SW Early*




# Continuous Verification (I)

## ■ High Level Analysis

- Functional verification
- Architecture exploration
- Performance analysis

- Executable specification
- High-level testbench
- SW development platform








# Continuous Verification (II)

## ■ “Mixed” Level Analysis

- Functional verification
- Architecture validation
- Performance validation


- Re-used IP
- Detailed design of components/subsystems
- More detailed testbench






# Continuous Verification (III)

- Low Level Analysis
  - Implementation verification
- Detailed design of system
- Fully detailed testbench





# Design Space Exploration





# Outline

- Introduction to SoC
- Relationship between SoC and multimedia systems
- Challenges for SoC Design
- SoC design methodologies
- New SoC design methodologies: ESL
- **Modeling issues**
- Some existing system-level design tools
- Conclusion


# Modeling issues

- System-level design tools will be integrated into the new SoC design flow
  - Also called as **Electronics System Level (ESL)** tools
- Have benefits in system verification and hardware-software co-design
- Good modeling is the key for successful system-level design

# Levels of Abstraction


## ■ Functional Level

- Algorithm optimization
- Dropped calls/bit error rate




## ■ Transaction Level

- Architecture closure
- Software verification
- Bus bandwidth / cache size



## ■ RT-Level


- Detailed hardware design
- handshake / timing issues





# SoC Verification Issues

## Simulation Speed



**Simulation speed requirements :: 100-1000x**



# Functional Level Modeling

## *High Performance*

Functionality	Yes
Cycle Accurate	No
Timing	No
Pin Accuracy	No
Communication	Point to Point
Channels	FIFO
Parameters	Yes



# Functional Modeling - Benefits

- High Performance
  - potential for 1000x speed over RTL
- Model the “complete” system and environment
  - provides a functional testbench that can be used during implementation
- System level analysis capabilities
- Libraries of standard protocols jumpstart modeling efforts
  - e.g., CDMA/Bluetooth - reference design kits


# Languages



excellent  
good  
ok



清華大學






# Transaction Level (TL) Modeling


Functionality	Yes
Cycle Accurate	Not necessary
Timing	No
Pin Accuracy	No
Communication	Shared
Channel	User defineable
Parameters	Yes

# TL Modeling



**Transaction Level**

```
write(ATM_cell...)
```



**RT-Level**

```

┌─┐0┌─┐1┌──────────┐┌─┐1223
always (@posedge ..
    S1=R2;
    S2=R25;


```

**One Transaction** >>>>>>>>> **1000 signals toggling 1000 times**



# TL Modeling

Transaction level modeling focuses on the communication between concurrent functional modules through the (on chip) bus infrastructure



1. All modules have well defined procedural interfaces to communicate with other modules
2. Modules model the function and (context sensitive) latency between request/response
3. Sources and sinks model real world data rates
  - Processor, packet streams, etc.

# Fast Architecture Verification

## Design Capture


- multiple levels of abstraction
- graphical, textual

## Debug of HW & SW

- source code debug
- memories, buses, interrupts

## Performance Analysis

- interactive traces and statistics



**Closing on the Architecture at the Transaction Level reduces Risk by 80%**



# TL Modeling

## Bus and Memory Analysis

DesignSphere - Microsoft Internet Explorer

De Chiri

File Edit View Insert Library Model Simulation Options

sc\_signal

demo\_tlm (/ids/chome/dac/dac71/dem) Select...

SCF: ../demo/simulation/demo\_single.s

Time: 113

Breakpoints Data Watch Level Watch Monitors

Path

- 1 /demo\_tlm/demo\_tlm\_inst/AHB\_AMBA/Transfer\_Tr
- 2 /demo\_tlm/demo\_tlm\_inst/forward/ParcelOut

Monitor: mem

/demo\_tlm/demo\_tlm\_inst/mem/mem

↔	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
00001000	47	A1	00	28	00	00	00	00	FF	06	00	39	7B	B0	2D	36
00001010	03	02	01	00	C1	1A	3F	B4	01	02	03	04	05	06	07	08
00001020	09	0A	0B	0C	0D	0E	0F	10	13	12	11	10	11	11	11	11
00001030	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00001040	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00001050	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00001060	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00001070	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00001080	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00001090	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
000010A0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
000010B0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

Monitor: Transfer\_Trace (Buffer: 100% of 10000 Bytes)

/demo\_tlm/demo\_tlm\_inst/AHB\_AMBA/Transfer\_Trace

```

102.5: /demo_tlm/demo_tlm_inst/sw read addr: 0x0000102c; /demo_tlm/demo_tlm_inst/mem data value: 0xffffffff [ABM_OKAY]
103.5: /demo_tlm/demo_tlm_inst/controller idle; /demo_tlm/demo_tlm_inst/mem data value: 0xffffffff [ABM_OKAY]
104.5: /demo_tlm/demo_tlm_inst/controller idle; /demo_tlm/demo_tlm_inst/AHB_AMBA/default_slave data value: no value
105.5: /demo_tlm/demo_tlm_inst/sw read addr: 0x00001028; /demo_tlm/demo_tlm_inst/AHB_AMBA/default_slave data value: no value [ABM_
106.5: /demo_tlm/demo_tlm_inst/controller idle; /demo_tlm/demo_tlm_inst/mem data value: 0x00010203 [ABM_OKAY]
107.5: /demo_tlm/demo_tlm_inst/controller idle; /demo_tlm/demo_tlm_inst/AHB_AMBA/default_slave data value: no value
108.5: /demo_tlm/demo_tlm_inst/sw write addr: 0x00001028; /demo_tlm/demo_tlm_inst/AHB_AMBA/default_slave data value: no value [ABM_
109.5: /demo_tlm/demo_tlm_inst/controller idle; /demo_tlm/demo_tlm_inst/mem data value: 0x10111213 [ABM_OKAY]
110.5: /demo_tlm/demo_tlm_inst/controller idle; /demo_tlm/demo_tlm_inst/AHB_AMBA/default_slave data value: no value
111.5: /demo_tlm/demo_tlm_inst/sw write addr: 0x0000102c; /demo_tlm/demo_tlm_inst/AHB_AMBA/default_slave data value: no value [ABM_
112.5: /demo_tlm/demo_tlm_inst/local read addr: 0x0000105c; /demo_tlm/demo_tlm_inst/mem data value: 0x11111111 [ABM_OKAY]

```

designsphere Licenses Servers Sessions Support Tools


Dac User 71 30 Disconnect

Start DSA desktop started - Micro... DesignSphere - Micro... 23:06



# TL Modeling

## System performance analysis




# Early Software Verification

SW running on workstation with

- annotated time or HW synchronized

SW development

- Algorithm
- Target indep. code
- Target code



The screenshot displays the CoCentric(R) System Studio interface for a project named 'ip\_router\_demo/IP\_Router'. The main window shows a C program being executed, with a 'SystemC Debugger' overlay. The code includes a loop that writes to a memory location. The interface also shows a 'Simulation' window with a progress bar, a 'Monitor: mem' window displaying memory addresses and values, and a 'Monitor: Transfer\_Trace' window showing bus transactions. A 'Bus' window is also visible at the bottom right.

**Early SW Verification significantly shortens Integration and Validation**



# TL Modeling - Benefits

- High Performance
  - potential for 100x speed over RTL
- Early architectural closure
  - A platform for software developers to write code
  - Model for early system analysis
- Reuse of functional test bench
- Architecture Verification
  - Analysis of cache/memory architecture
  - System latency
- TL model library




# More Details about More General Transaction-Level Modeling


## ■ Abstractions

- Algorithmic level (AL)
  - Architecture/implementation independent
- Programmers View (PV)
  - Bit-true representation of the HW, register accurate, no detailed timing
- Programmer View + Timing (PVT)
  - Same as PV plus detailed timing and synchronization (cycle approximate in most cases)
- Cycle Accurate (CA)
  - Clocked abstraction, interfaces and transactions
- RTL
  - Clocked abstraction, actual chip signals

# Transaction-Level Modeling Abstractions



# Languages





# Register Transfer Level Modeling

Functionality	Yes
Cycle Accuracy	Yes
Timing	Yes
Pin Accuracy	Yes
Communication	Shared
Channel	Signals only
Parameters	Yes



# RT Level Models

- Functionality of the device
- All signal interactions with the bus
  - Databus
  - Address bus
  - Control
    - signal characteristics (active high/low)
    - reset characteristics
    - bus responses
    - arbitration protocols
- Accurate timing information of signals




# RTL - Benefits

- Well understood semantics
- Popular languages
  - Verilog, VHDL
  - SystemC (not primarily targeted at RTL)
- Synthesize-ability
  - well defined synthesis tools and methodology
- Analysis capabilities
  - accurate timing analysis and verification tools
- RTL models can be plugged into TL models with adaptors



# Languages



VHDL

Verilog

SystemC

System Verilog

Ptolemy  
Matlab



# System-C or SystemVerilog?

## ■ System-C

- A library
- Built on C++
- Can be support by your C compiler
- For advanced tools, will be supported by Cadence, **Coware**, MentorGrahics, Synopsys, ...



## ■ SystemVerilog

- A new language
- Next generation of Verilog
- Supported by your Verilog simulator and synthesizer



# SystemC

<http://www.systemc.org>

- 1997: Scenic Design Framework (Synopsys, UC Irvine, DAC'97)
- 1999: Open SystemC Initiative (Synopsys, CoWare)
- 1999: SystemC v0.9, C++ class library
- 2000: SystemC 1.0
- 2000: Cadence joins OSCI
- 2001: Mentor Graphics joins OSCI
- 2001: SystemC Release 2.0
  - higher levels of abstraction
  - interfaces, channels, ports
  - stepwise refinement
- 2002: SystemC Release 2.0.1



# SystemC

<http://www.systemc.org> → <http://www.accellera.org/>

- 2003: SystemC Verification Library
  - Cadence TestBuilder
  - Constrained randomization
  - Weighted randomization
  - Introspection
  - begin of standard for HDL integration
- 2005: SystemC 2.1 and TLM 1.0
- 2005: IEEE approves the IEEE 1666™ -2005 standard for SystemC
- 2007: SystemC 2.2
- 2008: TLM 2.0
- 2009: TLM 2.0.1
- 2010: AMS 1.0
- 2011: IEEE approves the IEEE 1666–2011 standard for System
- 2011: Accellera and Open SystemC Initiative (OSCI) approve merger, unite to form Accellera Systems Initiative
- 2012: SystemC 2.3
- 2014: SystemC 2.3.1



# SystemVerilog (1)

<http://www.systemverilog.org>

- 1984: Gateway Design Automation introduced Verilog
- 1989: Gateway merged into Cadence Design Systems
- 1990: Cadence put Verilog HDL into the public domain
- 1993: OVI enhanced the Verilog language - not well accepted
- 1995: IEEE standardized the Verilog HDL (IEEE 1364-1995)
- 2001: IEEE standardized the Verilog IEEE Std1364-2001
- 2002: IEEE standardized the Verilog IEEE Std1364.1-2002
- 2002: Accellera standardized SystemVerilog 3.0
  - Accellera is the merged replacement of OVI & VHDL International (VI)
- 2003: Accellera standardized SystemVerilog 3.1
- 2005: IEEE approves the IEEE 1800™ -2005 Unified Hardware Design, Specification and Verification Language.”



# SystemVerilog (2)

- SystemVerilog is *revolutionary evolution* of Verilog
- Verilog 1.0 - IEEE 1364-1995 "Verilog-1995" standard
  - The first IEEE Verilog standard
- Verilog 2.0 - IEEE 1364-2001 "Verilog-2001" standard
  - The second generation IEEE Verilog standard
  - Significant enhancements over Verilog-1995
- SystemVerilog 3.x - Accellera extensions to Verilog-2001
  - A third generation Verilog standard
  - DAC-2002 - SystemVerilog 3.0
  - DAC-2003 - SystemVerilog 3.1
  - DAC-2004 - SystemVerilog 3.1a offered to IEEE P1800





# SystemVerilog (3)

## SystemVerilog

assertions	mailboxes
test program blocks	semaphores
clocking domains	constrained random values
process control	direct C function calls
interfaces	dynamic processes
nested hierarchy	2- state modeling
unrestricted ports	packed arrays
automatic port connect	array assignments
enhanced literals	enhanced event control
time values and units	unique/ priority case/ if
specialized procedures	root name space access

classes	dynamic arrays	
inheritance	associative arrays	
strings	references	
	<b>from C/C++</b>	
int	globals	break
shortint	enum	continue
longint	typedef	return
byte	structures	do? while
shortreal	unions	++ -- += -= *= /=
void	casting	>>= <<= >>= <<=
alias	const	&=  = ^= %=

## Verilog 2001

ANSI C style ports	standard file I/ O	(* attributes *)	multi dimensional arrays
generate	\$value\$ plusargs	configurations	signed types
localparam	`ifndef `elsif `line	memory part selects	automatic
constant functions	@*	variable part select	** (power operator)

## Verilog 1995

modules	\$finish \$fopen \$fclose	initial	wire reg	begin end	+ = * /
parameters	\$display \$write	disable	integer real	while	%
function/tasks	\$monitor	events	time	for forever	>> <<
always @	`define `ifdef `else	wait # @	packed arrays	if else	
assign	`include `timescale	fork? join	2D memory	repeat	



# SystemC

- Not a new language
- A special class library
- Based on C++
  - Includes all the advantages/disadvantages of C++
- Good reference implementation
- C++ compatibility supports SW compatibility
- Only limited path to implementation
- TLM methodology and experience exists
- Oriented towards HDS verification, architecture exploration, and fast higher level simulation

















# SystemVerilog

- System level extension of Verilog towards system and transaction level modeling
- Relevant semantics part of the language
- Clean and concise
- Excellent LRM (language reference manual)
- Elaboration and compiler can do multiple checks
- Verilog compatibility guarantees legacy compatibility and full path to implementation
- No programming language
- Co-existence with C++



# A General Thinking of SystemC and SystemVerilog

	SystemC	SystemVerilog
Architectural Design	  	
Architectural Verification & HW/SW Co-Verification	  	
RTL-to-Gates Design		  
RTL-to-Gates Verification		  



# Outline

- Introduction to SoC
- Relationship between SoC and multimedia systems
- Challenges for SoC Design
- SoC design methodologies
- New SoC design methodologies: ESL
- Modeling issues
- Some existing system-level design tools
  - IBM SEAS
  - Synopsys's solution
  - ARM's solution
  - High level synthesis tools
- Conclusion



# ESL Toolset Should Consist of

- Formal system requirement capture, analysis, and traceability tools
- Architectural modeling, analysis, optimization, and verification environment
- Simulators and abstract processor models for software validation
- High-level synthesis and configurable IP approaches to fixed-function hardware development
- Architectural development, synthesis, and configurable IP design approaches to programmable hardware development
- Diverse design aids such as system-level modeling libraries and model generation tools





# ESL Flow Supported by the Tools

- Specifications and modeling
- Pre-partitioning analysis
- Partitioning
  - Hardware/software partition
  - Hardware partition
  - Software partition
- Post-partition analysis and debug
- Post-partition verification
- Hardware implementation
- Software implementation
- Hardware/software co-verification




# Some Existing System-Level Design Tools


- IBM SEAS
- Synopsys's solution
- ARM's solution
- High level synthesis tools




# IBM SEAS: a System for Early Analysis of SoCs




# SEAS Architecture (1)






# SEAS Architecture (2)



# SEAS Experiment




- **405PBD**
  - **Ethernet Subsystem**
    - ◆ 1 EMAC
    - ◆ 1 Madmal
- **Change to improve performance**
  - **Added an extra EMAC + Fifos**
- **Measure effects on die-size, fp, timing, power**






# SEAS Experiment



1 EMAC  
6.05mmx6.05mm



2 EMACs  
6.05mmx6.05mm



Real Design Layout (1 EMAC)  
6.05mmx6.05mm

## Results



- Two Emac solution delivered the required performance
- Could fit in the same die-size as the original one
- Met the same timing requirements as the original one




# Synopsys's Solutions

- High-level block design
  - System Studio, SPW, Synphony C compiler, Processor Designer, ...
- Architecture design
  - Platform Architect
- Virtual platform
  - Innovator, Platform Architect
- FPGA-based prototyping
  - HAPS, Certify, Synplify Premier, Identify


# Platform Creator




- HW/SW partition
- HW/SW co-design




# System-Level Analysis



Transaction Counts and Bus Contention — “Which masters and slaves should be on which bus layer?”



Cache Hits/Misses and SW Task Gantt —  
“Is the cache size correct?”




Memory Reads and Writes —  
“Is the memory architecture optimal?”





# CoWare Model Library



# CoWare Virtual Platform

The screenshot displays the CoWare Virtual Platform interface, which includes several key components:


- Virtual Platform Manager 2006.1.0 - Ultra Mobile PC:** A table listing virtual devices and their status.
- Virtual Platform Analyzer 2007.1.0 beta:** A window for monitoring simulation progress and system health, featuring a circular progress indicator.
- Task View / Memory Pages:** A hierarchical tree view showing the system's memory layout and task execution.
- Terminal:** A window showing the Linux boot process, including kernel initialization and system boot messages.
- cgmp:** A performance analysis tool showing a Gantt chart of system events and their durations.

Name	Description	Version	Status
PDA	PDA	1.0.0	Not Started
EmbeddedH264	EmbeddedH264	1.0.0	Not Started
UltraMobilePC	Mobile Internet Device	1.0.0	Connected

```
Waiting for simulation to get ready.....
Connected to simulation.
Uncompressing Linux.....
..... done, booting the kernel.
Linux version 2.6.11.10 (nhl@localhost.localdomain) (gcc version 3.4.2) #22 Tue Jun 25 14:15:10 CEST 2007
CPU: ARM926EJ-Sid(wb) [41069263] revision 3 (FPA6TEJ)
CPU: 0 VINT write-back cache
CPU: 0 cache: 16384 bytes, associativity 4, 32 byte lines, 128 sets
CPU: 1 cache: 16384 bytes, associativity 4, 32 byte lines, 128 sets
Machine: PDM-Sim
Memory policy: ECC disabled, Data cache writeback
pda:in_map:10{
  Built 1 zonelists
Kernel command line: console=ttyG0,115200 root=1f00 mem=0x4000000 init=/init s1
ram=test_0x200000,+0x4000000,malibox_0x4200000,0x7fffffff
pda:in_init_irq
PID hash table entries: 512 (order: 9, 8192 bytes)
Console: colour dummy device 80x30
Dentry cache hash table entries: 16384 (order: 4, 65536 bytes)
Inode-cache hash table entries: 8192 (order: 3, 32768 bytes)
Memory: 64MB = 64MB total
Memory: 62720KB available (1687K code, 354K data, 82K init)
Mount-cache hash table entries: 512 (order: 0, 4096 bytes)
```




# Synopsys's Solution





# Synopsys Virtualizer






# Synopsys Virtualizer




# Example VDK for ARMv7








# Synopsys Hybrid Prototype System






# Synopsys Hybrid Prototype System





# ARM Fast Models Carbon SoC Designer








# High Level Synthesis Tools

- Mentor Graphics → Calypt: Catapult C (Acquired by Calypto) → Mentor Graphics Catapult C
- Forte Design System: Cynthesizer (Acquired by Cadence)
- Synopsys: Synphony C compiler
- Cadence: C2Silicon → Startus HLS
- ChipVision: PowerOpt?
- Xilinx: Vivado
- NEC CyberWorkBench

# Cynthesizer → Startus HLS







# Cynthesizer → Startus HLS

The screenshot displays the Startus HLS IDE interface with the following components:

- Block Diagram:** A central diagram showing a data flow from an input to a processing block and then to an output.
- Resource Usage Table:** A table showing the utilization of various resources. The data is as follows:



Resource	Util. Area	Combinat. Area	Sequential Area	FFs	Block File Area	Last Run	Total Run Time
C_BASIC	96,448	05,904	24,190	323	39,662	Tue Feb 3 11:51:26 2015	0:00:37
C_FLATTENED	498,482	055,441	330,036	4,301	0	Wed Feb 4 11:05:10 2015	0:02:29
C_FLATTENED_DPA							
C_LATENCY	558,184	115,790	338,382	4,448	0	Wed Feb 4 11:07:51 2015	0:02:40
C_UNROLL	106,878	37,262	29,484	365	33,982	Wed Feb 4 11:10:43 2015	0:00:52
C_UNROLL_LATENCY	130,472	57,653	32,827	447	39,882	Wed Feb 4 11:07:13 2015	0:01:11
C_PIPELINE_3	143,581	76,708	27,811	374	35,882	Tue Feb 3 11:22:22 2015	0:00:38
C_PIPELINE_4	137,873	81,823	26,156	353	35,882	Tue Feb 3 11:21:18 2015	0:00:39
C_SDOPT_1	136,088	61,881	34,246	337	35,082	Wed Feb 4 11:10:54 2015	0:01:30
- Resource Map:** A color-coded map showing the distribution of resources across different components, including memory blocks (mem64x16\_r\_2, mem64x16\_r\_4, mem64x16\_cir\_3, mem64x16\_l\_1) and logic blocks.
- Source Code:** A window showing the C++ source code for the HLS project, including a loop for matrix multiplication and a shift register implementation.`147 int i0[] = tmp;  
148 tap = lin + rin;  
149 r0[] = tmp;  
150  
151 // ( balance control omitted )  
152 mc_int < 7 > i;  
153 for ( i = 0; i < TAP3; i++)  
154 {  
155 C_MULT_LOOP;  
156 mc_int < 36 > low16 = 0xffff;  
157 Y[i] = X[i] + ((I[i] & low16) + (rwi[i] & low16));  
158 Z[i] = X[i] + ((I[i] & low16) + (ct[i] & low16));  
159 EV = sw + ((r[i] & low16) + (ce[i] & low16));  
160 EI = xt + ((r[i] & low16) + (ct[i] & low16));  
161 }  
162  
163 // shift reg  
164 for ( i = TAP3 - 1; i >= 0; i--)  
165  
166  
167 // shift register  
168 C_SHIFT_LOOP;  
169 Y[i] = Y[i - 1];  
170 Z[i] = Z[i - 1];`

# New Design Methodology with HLS



- Implement the 2-D DCT with 61 different micro-architectures
  - Buffer architecture
  - Latency
  - Loop pipelining
  - Clock frequency

# New Design Methodology with HLS





Unpipelined microarchitecture  
taking 16-clock cycles per loop  
iteration


Highly pipelined microarchitecture



# Mentor Graphics Catapult




## Google WebM Project







# Example from Qualcomm




- The HLS design code space is much smaller at the C-level than at the RTL, making it easier to verify and correct; the **100x faster simulation speeds** enable us to detect problems and close coverage magnitudes faster than in RTL
- With the HLS methodology, what is verified in C stays verified in the RTL domain. As a result, most of the bugs are found and corrected in C.
- When HLS/HLV is done, the remaining work in the RTL environment is mostly at the interface level.

# Example from NVIDIA (Image Decoder)



# Example from NVIDIA (Image Decoder)



## QoR - Area & Timing

Design	Display module #1		Display module #2		Camera module #1		Camera module #2	
	RTL	HLS	RTL	HLS	RTL	HLS	RTL	HLS
Area	3434	2876	8796	10960	2762	2838	49390	50247
Timing	0	0	-0.36	-0.33	0	0	0	0
Perf	3 pixels / 3 cycles		3 pixels / 3 cycles		2 pixels / cycle		2 pixels / cycle	
Latency	3 cycles		3 cycles		unconstrained		unconstrained	



# Outline

- Introduction to SoC
- Relationship between SoC and multimedia systems
- Challenges for SoC Design
- SoC design methodologies
- New SoC design methodologies: ESL
- Modeling issues
- Some existing system-level design tools
- Conclusion



# Conclusion (1)

- Multimedia systems will be one of the most important applications of SoC
- SoC can be designed efficiently with System-Level Design methodology
  - Can reduce iterations
  - Quick architecture closure
  - Hardware/Software co-design in early stage



# Conclusion (2)

- Modeling is important in System-Level Design
  - Among different levels, Transaction-Level Modeling is the most important
  - Many languages can be used to develop the models
  - SystemC and SystemVerilog can be used for different levels





# Conclusion (3)

- Many commercial ESL tools are available
  - Synopsys's solution
  - High level synthesis tools
  - In-house tools can also be developed



# References

- 李昆忠、簡韶逸、鄺獻榮、邱瀝毅、郭致宏，電子系統層級設計教授，教育部顧問室「超大型積體電路與系統設計教育改進」計畫SLD聯盟。
- Y.-A. Chen, “Functional verification for system-on-chip (SoC) designs,” *Slides of System-Level Modeling for System-on-a-Chip Design Workshop*.
- R. Bergamaschi, “System-level design in practice,” *Slides of System-Level Modeling for System-on-a-Chip Design Workshop*.
- 董蘭榮，“晶片系統簡介，”教育部晶片系統設計概論教材。
- M. Keating and P. Bricaud, *Reuse Methodology Manual*, 3rd Ed., Kluwer Academic Publishers, 2002.
- G. Martin and H. Chang Ed., *Wining the SoC Revolution*, Kluwer Academic Publishers, 2003.
- Documents from ARM, <http://www.arm.com>
- Documents from Synopsys, <http://www.synopsys.com>