



Yu-Sheng Lin johnjohnlys@media.ee.ntu.edu.tw



Outline

In Lab #3, we discuss about high-level RTL verification.

- You will learn VPI (Verilog Procedural Interface), which can connect C with Verilog.
- Using VPI + Python-C interface + Lab #2, you can write testbench in Python!
- Note: the environment is hard to set-up, so we provide a workstation account for you.



Example #0 RTL Used in Lab #3

1



The Module Used in This Lab

```
module ToUpper(
     input i clk,
                                    Valid = 1: this cycle holds valid data
     input i_rst,
                                    Valid = 0: this cycle doesn't hold valid data
     input i valid,
     input [7:0] i_char,
                     o_valid,
     output logic
                                        The output uses the same protocol
     output logic [7:0] o_char
);
          Spec:
          Convert all lower case characters to upper.
          Any other characters should keep unchanged.
          Convert input characters to upper case
          It is in lab31_design.sv, and we leave it as a small homework.
                              Shao-Yi Chien
Multimedia SoC Design
                                                                        4
```







Verilog Procedural Interface

Wikipedia gives a good example

- https://en.wikipedia.org/wiki/Verilog_Procedural_Interface
- Sadly, it's very very difficult to find any other documents.
- Fortunately, we only have to understand a very minor part of VPI.



Verilog Procedural Interface

```
vpiIntVal: You have to provide a type
wire_value.format = vpiIntVal; such as integer, integer with z or x,
vpi_get_value(wire, &wire_value);
int value = wire value.value.integer;
```

```
wire_value.value.integer = int_value + 1;
vpi_put_value(wire, &wire_value, NULL, vpiNoDelay);
```



Verilog Procedural Interface

```
wire_value.format = vpiVectorVal;
vpi_get_value(wire, &wire_value);
int_value = wire_value.value.vector->aval;
xxx_value = wire_value.value.vector->bval;
vpiVectorVal: use vector->aval or
```

bval to encode the 01xz



Verilog Testbench with VPI



Multimedia SoC Design



The Overall Architecture



Read and Write is visible to Python

Read and Write can access Verilog wires (ncverilog +access+rw)

Multimedia SoC Design



The C++ Part

from vpi import Read
def Cycle:
 Schedule()

def Thread1():
 Read()...

def Thread2():
 Write()...

void Cycle() {
 PyCall...

void Read() {
 Vpi...
}

}

void Write();

initial
while (1) begin
@(posedge i_clk)
#0 \$Lab31Cycle;



Write Verilog Signal

s_vpi_value hold a pointer to s_vpi_vecval. s_vpi_value v; s vpi vecval vecval; To delay the write until all read are done s_vpi_time tm {vpiSimTime, 0, 0, 0}; v.format = vpiVectorVal; vecval.bval = 0; Parse the Write(1, 2) in Python v.value.vector = ???; PyArg_ParseTuple(args, "II", &valid, &data) Write 0 to i valid vecval.aval = 0; TODO: write the valid and data to Verilog throught VPI vpi put value(v i valid, &v, &tm, vpiInertialDelay);



Read Verilog Signal





Call Function upon Each Cycle

- How to call the "def Cycle():" in Python?
- Read the Python document, you have to call <u>PyObject_CallFunction</u>.
 - \Box Callable = p_cycle_function (We prepare that for you).
 - \Box Format = an empty string "", since Cycle() accepts no argument.



The Python Part

from vpi import Read
def Cycle:
 Schedule()

def Thread1():
 Read()...

def Thread2():
 Write()...

void Cycle() {
 PyCall...

void Read() {
 Vpi...
}

}

void Write();

initial
while (1) begin
@(posedge i_clk)
#0 \$Lab31Cycle;



Interfaces in Python

You can use Python to control Verilog signals.

- □ import lab31_vpi as V V.WriteBus(1, 100)
 - V.ReadBus() # return 1, 20
- And this make this thread wait for a cycle
 yield
- This is our test data.

□ TEST_STRING = "JUST Monika, Hello moNIka"
□ GOLD_STRING = "JUST MONIKA, HELLO MONIKA"



Cycle Function





A Sample Output

In Write you call V.WriteBus every cycle to drive the input ports of module.

- In Check you call V.ReadBus to read whether the datum is valid and value is correct.
- Remember to yield to wait for a cycle in both of them.

Expect	'J'	==	Get	'J'	
Expect	'U'	==	Get	'U'	
Expect	'S'	==	Get	'S'	
Expect	'T'	==	Get	'T'	
Expect	1 1	==	Get	1 1	
Expect	'M'	==	Get	' M '	
Expect	'0'	==	Get	'0'	
Expect	'N'	==	Get	'N'	
Expect	'I'	==	Get	'I'	
Expect	'K'	==	Get	'K'	
Expect	'A'	==	Get	'A'	
Expect	','	==	Get	1,1	
Expect	I I	==	Get	1 1	
Expect	'H'	==	Get	'H'	



Example #2 Use Existing Frameworks

1



Python is Good, But...

- The wire names are hard-coded in C++.
 - \Box We have to modify that every time.
- We have to implement every basic protocol.
 Can we use the existing "transactors"?
- Co-simulation frameworks
 - \Box <u>cocotb</u> is useful.
 - But there's also <u>nicotb</u> developed by TA that provide the same functionalities.
 - Surely I will use this as an example /lol/.

Multimedia SoC Design



About Example #2

No need to write C++!

It requires a different testbench to run, but you can almost use the same testbenches across different simulations.



Testbench Set-Up (Verilog)

```
`Pos(rst_out, rst)
`PosIf(ck_ev, clk, rst)
always #1 clk = ~clk;
initial begin
    $fsdbDump...
    clk = 0; rst = 1;
    #1 $NicotbInit();
    ....
    #1000
    $NicotbFinal();
    $finish;
end
```

```
ToUpper u_to_upper(.i_clk(clk), .i_rst(rst));
```

Multimedia SoC Design



Testbench Set-Up (Python)







Use The Transactor in main()

This is the transactor for input ports. master = OneWire.Master(iv, ic, ck_ev) value = master.values value.i_char[0] = 100 yield from master.Send(value) Yet another transactor for output ports. This is the transactor for input ports.

slave = OneWire.Slave(ov, oc, ck_ev, callbacks=[Check])
def Check(slave_data):
 value = slave_data.values
 print(value.o_char[0])
 You can access the
 value in this way

```
Hint: You will need these Python functions.
ord("A") == 65
chr(65) == "A"
```

callback ~ SC_METHOD, which is called every time a valid datum is observed at the output.

Multimedia SoC Design



A Sample Output

Almost the same with Example #1 The framework itselves also output some lines.

I0318 16:30:03.589610	4848 nicotb_vpi.cpp:133]	Found vpiHandl
I0318 16:30:03.589720	4848 nicotb_vpi.cpp:122]	Set signal tb.
I0318 16:30:03.589767	4848 nicotb_vpi.cpp:133]	Found vpiHandl
I0318 16:30:03.589789	4848 nicotb_vpi.cpp:122]	Set signal tb.
I0318 16:30:03.589952	4848 nicotb_vpi.cpp:143]	tb.u_to_upper.
I0318 16:30:03.590075	4848 nicotb_vpi.cpp:143]	tb.u_to_upper.
I0318 16:30:03.590185	4848 nicotb_vpi.cpp:143]	<pre>tb.u_to_upper.</pre>
I0318 16:30:03.590291	4848 nicotb_vpi.cpp:143]	tb.u_to_upper.
Expect 'J' == Get 'J'		
Expect 'U' == Get 'U'		2111 1200
<pre>Expect 'S' == Get 'S'</pre>		20
Expect 'T' == Get 'T'		J
Expect ' ' == Get ' '		
Expect 'M' == Get 'M'		
Expect '0' == Get '0'		
Expect 'N' == Get 'N'		
Expect 'I' == Get 'I'		





Requirements



Take-Home HW (Example #0)

Implement the RTL module that you will use later.

Submission:

Iab31_design.sv



Take-Home HW (Example #1)

Command to run the lab

- tool 2 (only type once every time you login) make lab31
- Note: your submission is considered invalid if it outputs something like Expect 'X' != Get 'Y'!
- Submission:
 - □ lab31_py.py
 - □ lab31.cpp

Expect	'J'	==	Get	'J'	
Expect	'U'	==	Get	'U'	
Expect	'S'	==	Get	'S'	
Expect	'T'	==	Get	'T'	
Expect		==	Get	1 1	
Expect	'M'	==	Get	'M'	
Expect	'0'	==	Get	'0'	
Expect	'N'	==	Get	'N'	
Expect	'I'	==	Get	'I'	
Expect	'K'	===	Get	'K'	
Expect	'A'	==	Get	'A'	
Expect	','	==	Get	2,1	
Expect	I I	==	Get	1	
Expect	'H'	==	Get	'H'	





Take-Home HW (Example #2)

- Command to run the lab
 make lab32
- The framework provides randomness and asserts X when signals are not valid.
- Submission
 - □ lab32_py.py

I0318 16:30:03.589610	4848	<pre>nicotb_vpi.cpp:133]</pre>	Found vpiHandl
I0318 16:30:03.589720	4848	<pre>nicotb_vpi.cpp:122]</pre>	Set signal tb.
I0318 16:30:03.589767	4848	<pre>nicotb_vpi.cpp:133]</pre>	Found vpiHandl
I0318 16:30:03.589789	4848	<pre>nicotb_vpi.cpp:122]</pre>	Set signal tb.
I0318 16:30:03.589952	4848	<pre>nicotb_vpi.cpp:143]</pre>	tb.u_to_upper.
I0318 16:30:03.590075	4848	<pre>nicotb_vpi.cpp:143]</pre>	tb.u_to_upper.
I0318 16:30:03.590185	4848	<pre>nicotb_vpi.cpp:143]</pre>	<pre>tb.u_to_upper.</pre>
I0318 16:30:03.590291	4848	<pre>nicotb_vpi.cpp:143]</pre>	tb.u_to_upper.
Expect 'J' == Get 'J'			
Expect 'U' == Get 'U'			
Expect 'S' == Get 'S'			200 191
Expect 'T' == Get 'T'			I.
Expect ' ' == Get ' '			
Expect 'M' == Get 'M'			
Expect '0' == Get '0'			
Expect 'N' == Get 'N'			
Expect 'I' == Get 'I'			







Grading Rule

Example #0 (10%)

- Example #1 (45%)
- Example #2 (45%)