



臺灣大學



MSOC Lab #1

Yu-Sheng Lin
Po-Chen Wu



臺灣大學



Example #0

Hello world




臺灣大學

In Example #0, you don't need to write code

You just need to build and run the code,
please refer to the other slide




臺灣大學



Example #1

Up-Down Counter

Up-Down Counter



Counter Spec.

Value range: [0,15] ,
 with saturation
 (up to 15 and stop at 15;
 down to 0 and stop at 0)

Enable	1: enable updown
UpDown	1: value <= value+1; 0: value <= value-1
Reset	1: value <= 0, highest priority
Value	Value of counter



臺灣大學

Counter

```
SC_MODULE(Counter) {  
    sc_in<clk> clk_;  
    sc_in<bool> rst_;  
    sc_in<bool> enable_;  
    sc_in<bool> up_down_;  
    sc_out<int> value_;
```

```
module Counter(  
    input clk_,  
    input rst_,  
    input enable_,  
    input up_down_,  
    output [31:0] value_
```



Driver (Testbench)

```
enable_.write(false);           enable = 0;  
rst_.write(false);             rst = 0;  
up_down_.write(false);         up_down = 0;  
wait();  
rst_.write(true);  
wait();  
rst_.write(false);  
wait();  
enable_.write(true);  
up_down_.write(true);         @(posedge clk)  
                             rst = 1;  
                             @(posedge clk)  
                             rst = 0;  
                             @(posedge clk)  
                             enable = 0;  
                             up_down = 0;
```



臺灣大學

Running the Code...

- You get an assertion error!
- Before debugging the Counter, we observe the Counter first!



臺灣大學

Our Display Module

```
SC_MODULE(Display) {  
    sc_in<int> value_; // module Display(input [31:0] value_);
```

- Add the value change to the sensitive list
 - sensitive << value_;
- OK, you can fix the bug now



臺灣大學



Example #2 FIR Filter



Outline

- In Example #2, we demo an advanced data type FIFO
 - sc_fifo ~ sc_signal (Channel)
sc_fifo_in_if ~ sc_signal_in_if (Interface)
sc_fifo_out_if ~ sc_signal_out_if (Interface)
- Unlike signals, FIFO has timing information



臺灣大學

FIFO v.s. Signal (1)

- If you FIFO.write() once, then you can FIFO.read() once
- If you Signal.write() once, then Signal.read() will always yield the same value



臺灣大學


FIFO v.s. Signal (2)

- If FIFO.write() is called when the FIFO is full, it waits until someone FIFO.read() something to it, and vice versa
- Signal.write() and Signal.read() effects immediately, that is, they never block



Definition

- Interface : Abstract class
- Channel : Implementation class
- Port : Interface pointer





(Recap)

- A **channel** is a **module** that implements specific **interfaces**
- Use **ports** to connect **channels**




Convenient Classes

- sc_signal_in_if
 - `sc_in` = `sc_port<sc_signal_in_if>`
- sc_signal_out_if
 - `sc_out` = `sc_port<sc_signal_out_if>`
- sc_signal inout_if
 - `sc_inout` = `sc_port<sc_signal inout_if>`
- The same applies for FIFOs

Code Structure

■ Convolution kernel is [1,2,1]





臺灣大學


Code Structure in Text

```
SC_MODULE(FIR) {  
    sc_fifo<int> orig_in_;  
    sc_fifo<int> data_in_;  
    sc_fifo<int> data_out_;  
    void Driver();  
    void FirExecution();  
    void Monitor();
```




臺灣大學

A Possible FIR Implementation





清华大学



Example #3 Custom Interface




Re-invent the FIFO

- In this part, we practice interface/channel by implementing the FIFO again

- `sc_fifo` -> `Fifo`
 - `sc_fifo_in_if` -> `WriteInterface`
 - `sc_fifo_out_if` -> `ReadInterface`

Simple FIFO





臺灣大學

Implement Read Interface

```
class ReadInterface:  
    virtual public sc_interface {  
public:  
    virtual void Read(char&) = 0;  
    virtual int NumAvailable() = 0;  
    virtual bool Empty() = 0;  
};
```



Implement FIFO Channel By Inheriting Interface(s)

```
class Fifo:  
    public sc_channel,  
    public ReadInterface,  
    public WriteInterface {  
  
public:  
    void Write(char c);  
    void Read(char &c);  
    void Reset();  
    int NumAvailable();  
    bool Full();  
    bool Empty();
```



臺灣大學

Consumer

```
if(in_->Empty()) {  
    in_->Read(c);  
}
```

Actually, we can ignore the empty check,
why?



臺灣大學


Blocking and Non-blocking

```
const bool ALWAYS_BLOCK = true;  
if(ALWAYS_BLOCK and in_->Empty()) {  
    cout << "Read: Blocking from " << sc_time_stamp();  
    in_->Read(c);  
    cout << " to " << sc_time_stamp() << "." << endl;  
} else {  
    cout << "Read: Nonblocking from " << sc_time_stamp();  
    in_->Read(c);  
    cout << " to " << sc_time_stamp() << "." << endl;  
}  
wait(100, SC_NS);
```

Play with the boolean flag and observe it. There is no coding here. (Hint: notice the timing before and after the read)



清华大学



Example #4 Transaction Level Modeling



臺灣大學

Transaction Level Modeling


- Majorly used for **functional modeling**, **platform modeling**, and **testbench constructing**.
- Testbenches are written with channel such as buses and FIFO.
- Allow incremental refining
- Emphasize MORE on data transfer, LESS on signals



A Matrix Transpose Example

- In example #5-1, #5-2 we show a 8-by-8 memory transpose unit implemented in different ways
- First, we have two interfaces

- `virtual void direct_read(int** block) = 0;`
 - `virtual void word_read(unsigned x, unsigned y, int& d) = 0;`





Model of Different Accuracy

```
import->direct_read(reg);
for(int j = 0; j < 8; j++) {
    for(int i = 0; i < j; i++) {
        swap(reg[j][i], reg[i][j]);
    }
}
import->direct_write(reg);
```

Model a large read/write transaction (much useless, mainly for correctness check)

```
for(int j = 0; j < 8; j++) {
    for(int i = 0; i < j; i++) {
        import->direct_read(
            i, j, reg[i][j]
        );
    }
}
...
for(int j = 0; j < 8; j++) {
    for(int i = 0; i < j; i++) {
        import->direct_write(
            i, j, reg[i][j]
        );
    }
}
```

Model a data read/write at once (no timing)




臺灣大學

Cycle Accurate Model

- In Example #5-3, we model a more detailed signal level memory **with cycle**.

The Cycle Accurate Code

```
auto Z = sc_lv<32>(SC_LOGIC_Z);  
LD->write(true);  
RW->write(READ);  
X->write(i);  
Y->write(j);  
D->write(Z);  
wait();  
LD->write(false);
```





But It's Inconvenient

- Verification team never want to know the details HW team

They think their testbench
should look like this.

```
import->direct_write(  
    i, j, reg[i][j]  
)
```


Not this

```
auto Z = sc_lv<32>(SC_LOGIC_Z);  
LD->write(true);  
RW->write(READ);  
X->write(i);  
Y->write(j);  
D->write(Z);  
wait();  
LD->write(false);
```

BTW, verification team members commonly come from senior HW engineers


So We Need A Transactor

- Transactor convert a untimed model to a timed one





清华大学




Appendix

Introduction of Transaction

Level Modeling (TLM) Standard

What/Why TLM?



Simulate every event 100-10,000 X faster simulation

Easy testing



臺灣大學


Why TLM (cont'd)?

- **Fast**
- Integrate HW and SW models
- Early platform for SW development, easy to distribute
- **Early system exploration and verification**
- Verification reuse



TLM 1.0

- TLM 1.0 models common low-level module protocols as interfaces




http://www.ti.uni-tuebingen.de/uploads/media/Presentation-13-OSCI_2_swan.pdf



SRAM Example #4 Revisit

- SRAM is a special case of TLM.
 - M → S: RW, address, (data)
 - S → M: (data)



http://www.ti.uni-tuebingen.de/uploads/media/Presentation-13-OSCI_2_swan.pdf



臺灣大學

TLM-1.0 → TLM-2.0

- TLM-2.0 is the new standard for interoperability between **memory mapped bus models**
 - It's for higher level
- TLM-1.0 is not deprecated
 - TLM-1.0 is included within TLM-2.0



臺灣大學




Assignment #1

Requirements



Lab Requirement (Example #0)

- Build and run it, an ArchLinux example is shown here.



```
[E] ..olden/0_hello
<1> ..olden/0_hello
[johnjohnlin ~/golden/0_hello ] % g++ *.cpp -c
[johnjohnlin ~/golden/0_hello ] % g++ *.o -lSystemC
[johnjohnlin ~/golden/0_hello ] % ./a.out

SystemC 2.3.2-Accellera --- Mar 10 2018 19:22:22
Copyright (c) 1996-2017 by all Contributors,
ALL RIGHTS RESERVED
4 ns Hello world!
[johnjohnlin ~/golden/0_hello ] %
```



Lab Requirement (Example #1)

- Modify Display class to print the value change
- Fix the bug in the counter
- Also, test decrementing the counter
- Submission:
 - 1_counter/Display.cpp
 - 1_counter/Counter.cpp
 - 1_counter/main.cpp
 - 1_counter/TestDriver.cpp

```
[johnjohnlin ~/golden/1_counter ] % g++ -lsystemc *.o && ./a.out
SystemC 2.3.2-Accellera --- Mar 10 2018 19:22:22
Copyright (c) 1996-2017 by all Contributors,
ALL RIGHTS RESERVED
Updated to 1 at 30 ns
Updated to 2 at 40 ns
Updated to 3 at 50 ns
Updated to 4 at 60 ns
Updated to 5 at 70 ns
Updated to 6 at 80 ns
Updated to 7 at 90 ns
Updated to 8 at 100 ns
Updated to 9 at 110 ns
Updated to 10 at 120 ns
Updated to 11 at 130 ns
Updated to 12 at 140 ns
Updated to 13 at 150 ns
Updated to 14 at 160 ns
Updated to 15 at 170 ns
Updated to 16 at 180 ns
Updated to 17 at 190 ns
Updated to 18 at 200 ns
Updated to 19 at 210 ns
Updated to 20 at 220 ns
Updated to 19 at 230 ns
Updated to 18 at 240 ns
Updated to 17 at 250 ns
Updated to 16 at 260 ns
Updated to 15 at 270 ns
[johnjohnlin ~/golden/1_counter ] %
```



臺灣大學

Lab Requirement (Example #1)

- Discuss in report.pdf
 - The else branch is never executed, why?



Take-Home HW (Example #2)

- Implement FirExecution such that it yields the correct results.
- Submission:
 - 2_fir/FIR.cpp

```
[johnjohnlin ~/golden/2_fir ] % vi FIR.cpp
[johnjohnlin ~/golden/2_fir ] % g++ -lsystemc *.o && ./
SystemC 2.3.2-Accellera --- Mar 10 2018 19:22:22
Copyright (c) 1996-2017 by all Contributors,
ALL RIGHTS RESERVED
filter coefficients: [ 1 3 2 0 5 ]
[tap 0] 0 0
[tap 1] 0 0
[tap 2] 0 0
[tap 3] 0 0
[tap 4] 0 0
[tap 5] 0 0
[tap 6] 0 0
[tap 7] 0 0
[tap 8] 0 0
[tap 9] 0 0
[tap 10] 1 3
[tap 11] 0 3
[tap 12] 1 3
[tap 13] 0 3
[tap 14] 0 7
[tap 15] 0 0
[tap 16] 0 5
[tap 17] 0 0
[tap 18] 0 0
[tap 19] 0 0
[johnjohnlin ~/golden/2_fir ] % |
```

Take-Home HW (Example #3)

- Implement
 - Fifo::Empty, Fifo::Full, Fifo::Write
- Submission:
 - 3_fifo/Fifo.cpp

```
[johnjohnlin ~/golden/3_fifo ] % ./a.out
SystemC 2.3.2-Accellera --- Mar 10 2018 19:22:22
Copyright (c) 1996-2017 by all Contributors,
ALL RIGHTS RESERVED
Read: Nonblocking from 0 s to 0 s(H).
Read: Blocking from 100 ns to 1 us(H).
Read: Nonblocking from 1100 ns to 1100 ns(i).
Read: Nonblocking from 1200 ns to 1200 ns(,).
Read: Blocking from 1300 ns to 2 us(H).
Read: Nonblocking from 2100 ns to 2100 ns(i).
Read: Nonblocking from 2200 ns to 2200 ns(,).
Read: Nonblocking from 2300 ns to 2300 ns(_).
Read: Nonblocking from 2400 ns to 2400 ns(M).
Read: Nonblocking from 2500 ns to 2500 ns(o).
Read: Nonblocking from 2600 ns to 2600 ns(n).
Read: Nonblocking from 2700 ns to 2700 ns(i).
```

Take-Home HW (Example #3)

■ Discuss in report.pdf

- Did you notice that some parts are unchanged/changed if we change the ALWAYS_BLOCK flag? Please explain why they are changed/unchanged

```
[johnjohnlin ~/golden/3_fifo ] % ./a.out
SystemC 2.3.2-Accellera --- Mar 10 2018 19:22:22
Copyright (c) 1996-2017 by all Contributors,
ALL RIGHTS RESERVED
Read: Nonblocking from 0 s to 0 s(H).
Read: Blocking from 100 ns to 1 us(H).
Read: Nonblocking from 1100 ns to 1100 ns(i).
Read: Nonblocking from 1200 ns to 1200 ns(,).
Read: Blocking from 1300 ns to 2 us(H).
Read: Nonblocking from 2100 ns to 2100 ns(i).
Read: Nonblocking from 2200 ns to 2200 ns(,).
Read: Nonblocking from 2300 ns to 2300 ns(_).
Read: Nonblocking from 2400 ns to 2400 ns(M).
Read: Nonblocking from 2500 ns to 2500 ns(o).
Read: Nonblocking from 2600 ns to 2600 ns(n).
Read: Nonblocking from 2700 ns to 2700 ns(i).
```



Take-Home HW (Example #4)

- (Bonus part!!)
- Implement the transactor class
 - (Numbers might change)
- Submission:
 - 4_transactor/4_transactor/
Transactor.cpp

```
[johnjohnlin ~/golden/4_transactor ] % ./a.out  
(0)  
  
SystemC 2.3.2-Accellera --- Mar 10 2018 19:22:22  
Copyright (c) 1996-2017 by all Contributors,  
ALL RIGHTS RESERVED  
INFO: Simulating memory read/write (PCA)...  
---- Original data in Memory:  
[ 40 52 0 29 37 2 94 84 ]  
[ 31 74 70 24 41 83 36 42 ]  
[ 36 35 52 1 75 70 66 13 ]  
[ 46 88 59 20 76 81 48 90 ]  
[ 49 57 16 58 37 33 49 65 ]  
[ 85 9 55 5 93 67 61 59 ]  
[ 62 54 86 61 13 40 18 65 ]  
[ 75 13 86 42 21 36 22 76 ]  
INFO: iTransactor::read starting @ 0 ns Addr (0,0)  
INFO: iTransactor::read starting @ 10 ns Addr (1,0)  
INFO: iTransactor::read starting @ 20 ns Addr (2,0)  
INFO: iTransactor::read starting @ 30 ns Addr (3,0)
```

```
INFO: iTransactor::write starting @ 1200 ns Addr (0,7)  
INFO: iTransactor::write starting @ 1270 ns Addr (7,7)  
INFO: Complete memory write.  
---- New data in Memory:  
[ 76 65 59 65 90 13 42 84 ]  
[ 22 18 61 49 48 66 36 94 ]  
[ 36 40 67 33 81 70 83 2 ]  
[ 21 13 93 37 76 75 41 37 ]  
[ 42 61 5 59 20 1 24 29 ]  
[ 86 86 55 16 59 52 70 0 ]  
[ 13 54 9 57 88 35 74 52 ]  
[ 75 62 85 49 46 36 31 40 ]
```



臺灣大學

Grading Rule

- Example #0 (10%)
- Example #1 (25/10%)
- Example #2 (20%)
- Example #3 (20/15%)
- Example #4 (20%)