

# Hardware Architecture of Motion Estimation (ME)

### Shao-Yi Chien


Most slides are prepared by Y.W.Huang, DSP/IC Design Lab.

# Block Matching Algorithm (BMA) (1/3)


- Track block regions from frame to frame
- Compromise between efficiently removing temporal redundancy and computation cost
- Usually, motion estimation is only performed at the encoder side to avoid the huge computation at the decoder side, so the motion data have to be transmitted from the encoder to the decoder as side information.
- Motion estimation takes more than 90% of the total computation in modern video encoders
   Translational model is often adopted.



# Block Matching Algorithm (BMA) (2/3)



**Current Frame** 




DSP in VLSI Design



# Factors of Affecting BMA

- Search algorithm
- Matching criterion
  - SSD (sum of squared pixel difference, mostly used in software)
  - SAD (sum of absolute pixel difference, mostly used in hardware)
- Search range [-p,+p]



N+2p

Search Range in Reference Frame



# Full-Search Block Matching


# Algorithm

Current Block Search Range

**Reference Block** (Candidate Block)

Candidate Search Position (Search Location)

DSP in VLSI Design



$$SAD(i,j) = \sum_{k=1}^{N} \sum_{l=1}^{N} \left| x_{t}(k,l) - x_{t-1}(k+i,l+j) \right|$$



# **Computation Complexity**

```
Loop 1: For m= 0 to (width/blocksize)-1
                                                    For each macroblock
          For n= 0 to (height/blocksize)-1
Loop 2:
                                                  For each candidate
Loop 3:
             For i = -d to d-1
                                                  search position
               For j = -d to d-1
Loop 4:
               For k = 0 to N-1
                                                  Calculate the distortion, and
Loop 5:
                                                  chose the smallest one
                   For l = 0 to N-1
Loop 6:
                        MAD(i,j) = MAD(i,j) + |X(k,l)-Y(k+i,l+j)|
                   End (Loop 6)
                 End (Loop 5)
               End (Loop 4)
             End (Loop 3)
           End (Loop 2)
        End (Loop 1)
```




# Inter-Level Parallelism (1/2)

Loop 1: F	For $m = 0$ to N-1
Loop 2:	For $n = 0$ to N-1
Loop 3:	For $k = -p$ to $p-1$
Loop 4:	For $I = -p$ to $p-1$
	SAD(k,I) = SAD(k,I) +  X(m,n)-Y(m+k,n+I)
	End (Loop 4)
	End (Loop 3)
	End (Loop 2)
E	End (Loop 1)


Each PE is responsible for the SAD of all pixels in a candidate.For 2-D arrays (2px2p PE's), at least (NxN) cycles are required.For 1-D arrays (2px1 PE's), at least (2pxNxN) cycles are required.DSP in VLSI DesignShao-Yi Chien



# Inter-Level Parallelism (2/2)



(a)



current block

candidate blocks

DSP in VLSI Design



10

# Intra-Level Parallelism (1/2)

Loop 1: F	For k = -p to p-1
Loop 2:	For $I = -p$ to $p-1$
Loop 3:	For $m = 0$ to N-1
Loop 4:	For $n = 0$ to N-1
	SAD(k,I) = SAD(k,I) +  X(m,n)-Y(m+k,n+I)
	End (Loop 4)
	End (Loop 3)
	End (Loop 2)
E	End (Loop 1)

Each PE is responsible for the SAD of one pixel in all candidates.For 2-D arrays (NxN PE's), at least (2px2p) cycles are required.For 1-D arrays (Nx1 PE's), at least (Nx2px2p) cycles are required.DSP in VLSI DesignShao-Yi Chien





# Intra-Level Parallelism (2/2)


0	-4	0	12		
1	5	9	13	_	
2	6	10	14	_	Ł
3	7	11	15		
				_	
<u> </u>					

Candidate 0


0 4 8 12







(a)



(b)

#### current block

#### candidate blocks

DSP in VLSI Design



# 1-D Systolic Array


K.-M. Yang, M.-T. Sun, L. Wu, "A family of VLSI design for the motion compensation block matching algorithm," *IEEE Transactions on Circuits and Systems*, vol. 36, no. 10, October 1989



# Systolic Array (1/3)

- Systolic architecture (systolic array)
  - A network of processing elements (PEs) that rhythmically compute and pass data through the system
  - Modularity and regularity
  - All the PEs in the systolic array are uniform and fully pipelined
  - □ Contains only local interconnection







# Systolic Array (3/3)

- Some relaxations
  - Not only local but also neighbor interconnections
  - □ Use of data broadcast operations
  - Use of different PEs in the system, especially at the boundaries
  - □ Also called as "semi-systolic array"



# 1-D Linear PE Array ME

- The first chip design for block matching motion estimation in the world
- Two kinds of dataflow
  - □ Broadcasting reference frame, move current
  - Broadcasting current frame, move reference
- PE number = 1-D search range
- Each PE computes the SAD of a candidate macroblock
- Flexible block size (simply change data flow)
- Cascaded chip to enlarge the search range


DSP in VLSI Design




# Block Matching Algorithm

$$S(m_j) = \sum \sum |a(I_a + i, J_a + j) - b(I_b + k, J_b + l + m_j)|,$$
  
for  $m_j = 0, 1, \dots, 15.$ 

a: current frameb: reference frame






DSP in VLSI Design




## **Broadcasting Reference Frame**



DSP in VLSI Design




### **Basic Data Flow**




DSP in VLSI Design



### **Broadcasting Current Frame**



"" search range [-8, +7] block size 16x16



#### **Processing Element**

Accumulate the SAD of a candidate



# Basic Data Flow

b(0,1)

	Cycle time Data seque		b(0,15)	PE <sub>o</sub>	ΡE,	PE <sub>14</sub>	PE <sub>15</sub>	
	1	с	р'	Р	$\Sigma\Sigma \mathbf{a}(\mathbf{i},\mathbf{j})\mathbf{\cdot}\mathbf{b}(\mathbf{k},\mathbf{l}) $	$\Sigma\Sigma[a(i,j)-b(k,l+1)]$	 $\Sigma\Sigma[a(i,j)-b(k,l+14)]$	$\Sigma\Sigma[a(i,j)-b(k,l+15)]$
	0x16+0 0x16+1	a(0,0) a(0,1)	b(0,16) b(0,17)	b(1,0) b(1,1)	a(0,0)-b(0,0) a(0,1)-b(0,1)	a(0,0)-b(0,1) a(0,1)-b(0,2)	 a(0,0)-b(0,14) a(0,1)-b(0,15)	a(0,0)-t <mark>(0,15)</mark> a(0,1)-t(0,16)
	0x16+14 0x16+15	a(0,14) a(0,15)	b(0,30) b(0,31)		a(0,14)-b(0,14) a(0,15) <mark>-b(0,15)</mark>	a(0,14) <mark>·b(0,15)</mark> a(0,15)·b(0,16)	a(0,14)-b(0.28) a(0,15)-b(0,29)	a(0,14)-b(0,29) a(0,15)-b(0,30)
	1x16+0 1x16+1	a(1,0) a(1,1)		b(2,0) b(2,1)	a(1,0) b(1,0) a(1,1)-b(1,1)	a(1,0) <mark>b(1,1)</mark> a(1,1)-b(1,2)	 a(1,0) <mark>·b(1,14)</mark> a(1,1)·b(1,15)	a(1,0) b(1,15) a(1,1)-b(1,16)
,	1x16+14 1x16+15	a(1,14) a(1,15)	b(1,30) b(1,31)		a(1,14)-b(1,14) a(1,15)-b(1,15)	a(1,14)-b(1,15) a(1,15)-b(1,16)	a(1,14)-b(1,28) a(1,15)-b(1,29)	a(1,14)-b(1,29) a(1,15)-b(1,30)

#### Load reference frame data from $Q_0-Q_{15}$ to $R_0-R_{15}$ in parallel for every 16 cycles


14x16+0	a(14,0) b(14,16)	b(15,0)	a(14,0)-b(14,0)	a(14.0)-b(14,1)	a(14,0)-b(14,14)	a(14,0)-b(14,15)
14x16+1	a(14,1) b(14,17)	b(15,1)	a(14,1)-b(14,1)	a(14,1)-b(14,2)	a(14,1)-b(14,15)	a(14,1)-b(14,16)
14x16+14 14x16+15	в(14,14) b(14.30) а(14,15) b(14,31)	b(15,14) b(15,15)		a(14,14)-b(14,15) a(14,15)-b(14,16)		a(14,14)-b(14,29) a(14,15)-b(14,30)
15x16+0	a(15,0) b(15,16)	b(0,0)	a(15,0)-b(15,0)	a(15,0)-b(15,1)	a(15,0)-b(15,14)	a(15,0)-b(15,15)
15x16+1	a(15,1) b(15,17)	b(0,1)	a(15,1)-b(15,1)	a(15,1)-b(15,2)	a(15,1)-b(15,15)	a(15,1)-b(15,16)
15x16+14 15x16+15	a(15,14) b(15,30) a(15,15) b(15,31)	b(0,14) b(0,15)		a(15,14)-b(15,15) a(15,15)-b(15,16)		a(15,14)-b(15,29) a(15,15)-b(15,30)

DSP in VLSI Design



# Cascaded Chip Design


 For example, search range is extended from [-8, +7] to [-16, +15], and motion estimation of 2 macroblocks are processed simultaneously






# **Overlapped Search Area**

Overlapped search area can be broadcasted to each chip to save the bandwidth





Overlapped sub-tracking area



# Motion Estimation with Fractional Precision (1/2)

#### Quarter-pel precision

Second pass: fractional motion estimation


First pass: integer-pixel motion estimation

 : candidates of integer pixel
 : candidates of

fractional pixel




# Motion Estimation with Fractional Precision (2/2)






# Fractional Motion Compensation Chip-Pair Design





# Block Diagram of a Fractional Motion Estimation Chip






# 2-D Systolic Array

H. Yo and Y. H. Hu, "A novel modular systolic array architecture for full-search block matching motion estimation," *IEEE Transactions on Circuits and Systems for Video Technology*, vol. 5, no. 5, October 1995




## 6-D Array to 3-D Array





# 3-D DG of Motion Estimation




Different current block

DSP in VLSI Design




### 3-D DG to 2-D SFG






### 2-D SFG to 1-D SFG



DSP in VLSI Design



## 1-D SFG to 2-D Mesh



DSP in VLSI Design



# Scheduling

							n				
y11	y21	y31	y41	y51	<b>y6</b> 1	y71	y81	y91	y10,1	y11,1	
y12	y22	y32	y42	y52	y62	y72	y82	y92	y10,2	y11,2	
y13	y23	y33	y43	y53	y63	y73	y83	y93	y10,3	y11,3	
y14	y24	y34	y44	y54	<b>y6</b> 4	y74	y84	y94	y10,4	y11,4	
y15	y25	y35	y45	y55	y65	y75	y85	y95	y10,5	y11,5	
y16	y26	y36	y46	y56	y66	y76	y86	y96	y10,6	y11,6	
y17	y27	y37	y47	y57	y67	y77	y87	<b>y</b> 97	y10,7	y11,7	
					_		-				
reference block 1 reference block 2											
		Se	arch ar	ea of r	eferenc	e block	<b>1</b>				
		-			•	1.1	2				

-----

	$\cap$	$\cap$	$\cap$	$\cap$	$\cap$	$\cap$	$\cap$	$\cap$	$\cap$	$\cap$	$\cap$	$\cap$	$\cap$	$\cap$	$\cap$	$\cap$	
··· x13 x12 x11	_X	×	Х	×	Х	X	.Х	<u>.</u> X.	×	X	Х	Х	X	X	X	х.	- MV
A13 A12 A11	Υ¥	Y	Y	Y	¥	¥	Y	-¥	Ŷ	Υ	¥	¥	۰¥	-¥	¥.	¥.	
Clock cycle	N		,		,		,		'	,							
1	yii		٠	٠	*	٠			*	٠	٠	*	٠	٠	٠	٠	
2	y12	y12	*	٠	*	*	٠	*	٠	٠	٠	٠	٠	٠	*	٠	
3	y13	y13	y13	*	٠	٠	٠		٠	٠	٠	٠	٠	٠	٠		
4	y14	y14	y14	y14	1	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	
5	y21	y15	y15	y15	y21	*	*	٠	*	٠	٠	٠	٠	*	٠	٠	
6		y22						*	٠	٠	٠	*	*	•	٠	•	
7		y23							*	٠	*	*	*	*	*	*	
8		y24									•	*	*	•	*	•	
9		y25								4		*	•	•	*	•	
10		y32									<u>`</u>			•	•	•	
11		y33								y33							
12		y34															
13		y35												1			
14		y42													X		
15		y43														3	
16		y44															]
17		×45															
18		y52															
19		y53															
20		y54															
21		y55															1
22		y62															ļ.
23		y63															1
24		y64															
25		y65															1
26		у72 у73															
27 28		y74															1
28 29		y75															
29 30		y82															
31		y83															
51	900	,00	905	<i></i>	903	105	905	<i>,,,</i>	,05	965	905	,,,	,03	303	903	K,	]

Delay (D)



# Tree-Based Architecture

Y.-S. Jehng, L.-G. Chen, and T.-D. Chiueh, "An efficient and simple VLSI tree architecture for motion estimation algorithms," *IEEE Transactions on Signal Processing*, vol. 41, no. 2, February 1993




### Features

- High throughput
- Parallel computing
- Short data path length, low-latency delay
- Independent data flow computation that benefits the irregular block matching especially for the realization of three-step hierarchy search algorithm




#### **Tree-Based Architecture**



DSP in VLSI Design




#### **Memory Interleaving**



DSP in VLSI Design



#### Whole Architecture




DSP in VLSI Design



#### **Pipeline Interleaving**

#### Remove pipeline bubbles (step hazards)




#### DSP in VLSI Design



#### **Tree-Cut Technique**

 Applying folding to
 Processing elements
 Memory



DSP in VLSI Design



#### Comparison

TABLE I TREE-CUT TECHNIQUE FOR HARDWARE REDUCTION

.

	#4	ADDER				
Configuration		N = 8	N = 16	Time Instances Required (FBMA)	N = 8 $d = 3$	N = 16 $d = 7$
Systolic mesh	$2N^2 + N + 1$	137	529	(2d + 1)(N + 2d)	98	450
Full tree	$2N^2$	128	512	$(2d + 1)^2$	49	225
$\frac{1}{2}$ cut	$2N^2/2 + 1$	65	257	$2(2d + 1)^2$	98	450
$\frac{1}{2}$ cut $\frac{1}{4}$ cut	$2N^{2}/4 + 1$	33	129	$4(2d + 1)^2$	196	900




## On-Chip RAM Issues

Ref: Jen-Chieh Tuan, Tian-Sheuan Chang, and Chein-Wei Jen, "On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture," *IEEE Transactions on Circuits and Systems for Video Technology*, vol. 12, no. 1, pp. 61-72, Jan. 2002.



#### On-Chip SRAM

#### The off-chip memory bandwidth can be dramatically reduced with on-chip memory





#### On-Chip SRAM

- If we can buffer current block pixels and search area pixels on the on-chip SRAM, we can significantly decrease the required bandwidth on system bus (external RAM)
  - Data reuse of search area pixels can further reduce the bandwidth of system bus
- Act like cache memory in CPU
- This is a trade-off between area and bandwidth
- In the following discussions, we assume block size is N x N, and search range is [-P, +P-1]

DSP in VLSI Design




### Different Schemes of Data Reuse for Search Area Pixels

- Data reuse between different rows of candidates in one column of a block (scheme A)
- Data reuse between adjacent columns of candidates in a block (scheme B)
- Data reuse between adjacent blocks in one row of block (scheme C)
- Data reuse between different rows of block (scheme D)
- In today's technology, scheme C is mostly used.



#### **Illustration of Scheme A**

 Data reuse between different rows of candidates in one column of a block



candidate of row 0


candidate of row 1

DSP in VLSI Design



#### Illustration of Scheme B

 Data reuse between adjacent columns of candidates in a block




DSP in VLSI Design



#### Illustration of Scheme C


Data reuse between adjacent blocks in one row of block





#### Illustration of Scheme D

Data reuse between different rows of block






## Comparison of Different Schemes of Search Area Data Reuse

	Scheme A	Scheme B	Scheme C	Scheme D
On-chip buffer size (bytes)	(2N-1) x (N-1)	N x (2P+N-1) + N x (N-1)	Max{2N, 2P} x (2P+N-1)	W x (2P-1) + 2P x N
Off-chip to on-chip (times/pixel)	(2P/N+1) <sup>2</sup> x (2P/N)	(2P/N+1) x (2P/N)	2P/N+1	1
On-chip to core (times/pixel)	2NP / (2P+N- 1)	2NP / (2P+N- 1) x 2	2NP / (2P+N- 1) x (2P/N+1)	2P x (2P/N+1)



#### Level C+ Data Reuse



- Conventional data reuse schemes are based on raster scan
- By use of stripe scan
  - Stitch n successive vertical MBs (n-stitched)
  - Load their searching ranges
  - Partially reuse vertical data

Ref: Ching-Yeh Chen, Chao-Tsung Huang, Yi-Hau Chen, and Liang-Gee Chen, "Level C+ data reuse scheme for motion estimation with corresponding coding orders," *IEEE Transactions on Circuits and Systems for Video Technology*, vol. 16, no. 4, pp. 553--558, April 2006.

DSP in VLSI Design



#### Comparison

Data Reuse Scheme	Bandwidth (Ea)	SRB
Level C scheme	$1 + \frac{SR_V}{N}$	$(SR_H + N - 1)(SR_V + N - 1)$
Level C+ scheme	$1 + \frac{SR_V}{nN}$	$(SR_H + N - 1)(SR_V + nN - 1)$
Level D scheme	1	$(SR_H + W - 1)(SR_V - 1)$

System memory bandwidth (equivalent access factor)
 Ea<sub>ME</sub> = Total memory bandwidth for reference frame processed current pixels
 On-chip memory size (SRB)



## Fast-Algorithm-Based Architecture

Y.-W. Huang, S.-Y. Chien, B.-Y. Hsieh, and L.-G. Chen, "An efficient and low power architecture design for motion estimation using global elimination algorithm," *IEEE International Conference on Acoustics, Speech, and Signal Processing*, 2002




#### Multi-Level SEA (MSEA)

- Convert the sea value to msea value.
- Split the 16x16 macro-block into sub-blocks.
- SAD ≥ msea ≥ sea, which means MSEA can skip more unnecessary SAD calculations than SEA under the same scan order.
- However, the computation of msea value is heavier than that of sea value.



#### Example of MSEA at Level = 3


MSEA is the sub-sampled version of SAD !!!



 $\begin{aligned} csum_{ij} : \text{sum of sub-block}_{ij} \text{ in current block} \\ rsum_{ij} : \text{sum of sub-block}_{ij} \text{ in candidate block of search position } (m,n) \\ msea(m,n) &= |csum_{00} - rsum_{00}| + |csum_{01} - rsum_{01}| + \dots + |csum_{33} - rsum_{33}| \\ \text{DSP in VLSI Design} & \text{Shao-Yi Chien} \end{aligned}$ 




#### **Global Elimination Algorithm**



- 1. Compute SSAD by raster scan
- 2. Keep the M search positions with the smallest SSAD
- 3. Compute SAD of the M positions and skip the rest





DSP in VLSI Design



#### **Reduced Operations**

- Full-search block matching algorithm
   Compute SAD at each search position
   About 256 subtractions, 256 absolute value calculations, and 256 additions per search position
- Global elimination algorithm
  - □ Compute SSAD at each search position
    - SSAD is much easier to compute than SAD
    - About 16 subtractions, 16 absolute value calculations, and 16 additions per search position

## Motion Compensated Subjective

#### View



#### **Previous Frame**



**Current Frame** 


DSP in VLSI Design

#### Compensated Frame MV Plot





-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
~	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	•
~	~	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
~	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	ı.
-	-	-	-	-	-	-	-	-	-	-	-	•	·	-	-	-	-	-	-	L
-	-	-	-	-	-	-	-	-	-	-	·	•	•	2	·	•	•	·		
-	-	-	-	-	-	-	-	-	-	-	/	•	·	2	-	ł.	-	-	-	·
2	_		-		-	-	-	-	-	7			, , , ,	$\cdot$ $\cdot$ $\cdot$	1	١	_			İ
2	-	$\sim$	1	-	-	-	-	-	-	-	Í	Ĵ	ſ.,	Č.	_	_		-	-	
_	_	_	_	_	_	_	_	_	_	_	ĺ	÷			_	_	_	_	_	÷
_	_	_		_	_	_	_	_		_	_	÷	_		_	_	_	_	_	
														_				_	_	
												_			ζ.	,				
												_	_		÷					
-																				
										-									_	
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
~	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
~	~	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	ī
~	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	:




## Motion Compensated PSNR (dB)

Level=3, M=7	QCIF [	-16,+15]	CIF [-:	32,+31]
Video Sequence	GEA	FSBMA	GEA	FSBMA
Coastguard	32.93	32.93	31.55	31.59
Container	43.11	43.11	38.53	38.53
Foreman	32.22	32.21	32.82	32.85
Hall Monitor	32.97	32.98	34.82	34.90
Mobile Calendar	26.15	26.15	25.16	25.20
Silent	35.16	35.14	36.11	36.12
Stefan	24.67	24.71	25.71	25.73
Table Tennis	32.11	32.10	32.96	33.03
Weather	38.42	38.42	37.45	37.45

DSP in VLSI Design








#### Systolic Part


Current block data and search range data are inputted column by column from left to right, top to down.

Each PE computes the sum of a 4x4 sub-block, and the sixteen sums are processed in parallel.





#### Parallel Adder Tree




- 1. "AD" unit stands for "Absolute Difference."
- 2. The sixteen sub-block sums of current block (stored in register right after they were previously calculated by the systolic part) and the sixteen sub-block sums of a candidate block (directly inputted from the systolic part) are inputted in parallel.
- 3. The msea value (at level 3) of a candidate block can be computed in one cycle.
- 4. This adder tree can be reused to compute SAD.

DSP in VLSI Design



#### Parallel Comparator Tree (1/3)

*msea* from the parallel adder tree




- 1. The goal of the parallel comparator tree is to find the smallest 7 msea values among all search positions in order to calculate the SADs of these 7 candidates in the later stage.
- 2. The "mseax\_reg" units (x=1~7) contain the up-to-date smallest 7 msea values and their corresponding search positions.
- 3. The new msea value of the next search position is inputted from the parallel adder tree.
- 4. The first part of the parallel comparator tree is to find the maximum among the stored values and the new coming value.

DSP in VLSI Design



#### Parallel Comparator Tree (2/3)




- 1. The second part of the parallel comparator tree is to find whether a stored msea value is equal to the maximum value.
- 2. If more than one msea registers are equal to the msea\_max, only one of them will be selected. This is done by the "CHECK" unit.



#### Parallel Comparator Tree (3/3)

- 1. The third part of the parallel comparator tree is to replace the maximum msea value in the msea register by the new coming value if necessary.
- 2. The msea registers always contain the smallest 7 msea values and their corresponding search positions.





#### Comparison with FSBMA [-16,+15]

Architecture	Description	Required Freq.	Gate Count
Yang [1]	1-D semi-systolic	97.32 MHz	44.7 K
AB1 [3]	1-D systolic	285.88 MHz	14.4 K
AB2 [5]	2-D systolic	17.87 MHz	98.2 K
Hsieh [9]	2-D systolic	26.24 MHz	100.1 K
Tree [10]	Tree structure	12.17 MHz	58.7 K
Yeo [12]	2-D semi-systolic	3.04 MHz	436.6 K
Lai [14]	1-D semi-systolic	3.04 MHz	384.8 K
SA [15]	2-D systolic	12.17 MHz	127.0 K
SSA [16]	2-D semi-systolic	12.17 MHz	110.6 K
Ours [18]	Based on GEA	19.42 MHz	23.1 K



#### Comparison with FSBMA [-32,+31]

Architecture	Description	Required Freq.	Gate Count
Yang [1]	1-D semi-systolic	194.64 MHz	107.6 K
AB1 [3]	1-D systolic	961.04 MHz	16.5 K
AB2 [5]	2-D systolic	60.07 MHz	107.9 K
Hsieh [9]	2-D systolic	74.14 MHz	100.0 K
Tree [10]	Tree structure	48.66 MHz	58.4 K
Yeo [12]	2-D semi-systolic	3.04 MHz	1746.4 K
Lai [14]	1-D semi-systolic	3.04 MHz	1539.3 K
SA [15]	2-D systolic	48.66 MHz	127.0 K
SSA [16]	2-D semi-systolic	48.66 MHz	110.6 K
Ours [18]	Based on GEA	61.62 MHz	33.2 K



#### Chip Photo & Spec.

		Blackey on bonker			
		<b>P</b> [3]			
	 . 1 : 1				
				-	
	 	L. Sale		-11-14-1	
the second second	-				
	E .				
	7				
	-				
	 		 • • = • = • = •	·=-=-)	

Process	TSMC 1P4M 0.35 um
Package	128 CQFP
Die Size	3.679 x 4.001 mm <sup>2</sup>
Core Size	2.591 x 2.879 mm <sup>2</sup>
Max. Frequency	27.8 MHz
Logic Gate Count	25,997
On-Chip SRAM	20,480 bits
Transistor Count	357,551
Search Range	[-16,+15]
Processing Speed	152 QCIF (176 x 144) fps
	38 CIF (352 x 288) fps
Power Consumption	272 mW @ 25 MHz



# Motion Estimation in H.264




#### Motion Compensation

- Seven kinds of block sizes (16x16, 16x8, 8x16, 8x8, 8x4, 4x8, and 4x4)
- 1/4 sample accuracy
  - □ 6-tap filtering for 1/2-pixel
  - □ Simplified filtering for 1/4-pixel
- Multiple reference pictures




### Variable Block Sizes





#### Example of Variable Block Sizes





DSP in VLSI Design



## Multiple Reference Frames

MPEG-1, MPEG-2, MPEG-4





Note: the whole 8x8 sub-partition must be predicted by the same reference frame.

DSP in VLSI Design



# Rate-Distortion Optimized Mode Decision

- Lagrangian method to minimize  $J = D + \lambda R$
- J is the cost function
- D means distortion (SAD, SATD, SSD)
- R stands for a function of bit-rate.
- $\lambda$  is called Lagrangian multiplier.
  - Theoretically, assume D is a function of R, denoted as D(R), then λ should be obtained by differentiating J with respect to R.
  - $\Box$  Setting the first derivative to zero and solve  $\lambda$ .
  - $\Box$  In the reference software,  $\lambda$  is a function of QP.



# MinCost0 MinCost1

1. Inter4x4	1. Inter4x4
2. Inter4x8	2. Inter4x8
3. Inter8x4	3. Inter8x4
4. Inter8x8	4. Inter8x8
(5 ref, ¼-pel)	(5 ref, ¼-pel)
1. Inter4x4	1. Inter4x4
2. Inter4x8	2. Inter4x8
3. Inter8x4	3. Inter8x4
4. Inter8x8	4. Inter8x8
(5 ref, ¼-pel)	(5 ref, ¼-pel)




MinCost2MinCost3Cost8x8 = MinCost0+MinCost1+MinCost2+MinCost3DSP in VLSI DesignShao-Yi Chien




### **Encountered Problem**


The exact estimation of *Rate* in the Lagrangian cost function makes parallel processing for different partitions impossible.






# Modified Macroblock Mode Decision









- Basic Architecture
- 256 PE's
- Current block stays
- Broadcast search area pixels
- Accumulate and propagate partial SAD values
- Do not require 256
   8-bit registers to
   buffer the pixels for
   a candidate block








#### Variable Block Size Architecture





## Implementation



Process	TSMC 1P4M 0.35um	
Chip area	5.056 x 5.056 mm <sup>2</sup>	
Package	128 CQFP	
On-chip SRAM	24,576 bits	
Gate count	105,575	
Max. freq.	66.67 MHz	
Search range	H [-24, +23], V [-16, +15]	
Capability	50 GOPS	
	D1 (720x480) 30fps 1Ref.	
	SIF (352x240) 30fps 4Ref.	



# Variable-Block-Size Motion Estimation

- Ching-Yeh Chen, Shao-Yi Chien, Yu-Wen Huang, Tung-Chien Chen, Tu-Chih Wang, and Liang-Gee Chen, "Analysis and Architecture Design of Variable Block-Size Motion Estimation for H.264/AVC," *IEEE Transactions on Circuits and Systems I*, vol 53. no. 2, pp. 578--593, Feb. 2006.
- Tung-Chien Chen, Shao-Yi Chien, Yu-Wen Huang, Chen-Han Tsai, Ching-Yeh Chen, To-Wei Chen, and Liang-Gee Chen, "Analysis and Architecture Design of an HDTV720p 30 Frames/s H.264/AVC Encoder," *IEEE Transactions on Circuits and Systems for Video Technology*, vol. 16, no. 6, pp. 673--688, June 2006.




# Six Major Reference Architecture

- 1DInterYSW: K. M. Yang, M. T. Sun, and L. Wu, "A family of VLSI designs for the motion compensation block-matching algorithm," IEEE Trans. Circuits Syst., vol. 36, no. 10, pp. 1317–1325, Oct. 1989.
- 2DInterYH: H. Yeo and Y. H. Hu, "A novel modular systolic array architecture for fullsearch block matching motion estimation," IEEE Trans. Circuits Syst. Video Technol., vol. 5, no. 5, pp. 407–416, Oct. 1995.
- 2DInterLC: Y. K. Lai and L. G. Chen, "A data-interlacing architecture with twodimensional data-reuse for full-search block-matching algorithm," IEEE Trans. Circuits Syst. Video Technol., vol. 8, no. 2, pp. 124–127, Apr. 1998.
- 2DIntraVS: T. Komarek and P. Pirsch, "Array architectures for block matching algorithms,"IEEE Trans. Circuits Syst., vol. 36, no. 10, pp. 1301–1308, Oct. 1989.
- 2DIntraKP: L. De Vos and M. Stegherr, "Parameterizable VLSI architectures for the full-search block-matching algorithm," IEEE Trans. Circuits Syst., vol. 36, no. 10, pp. 1309–1316, Oct. 1989.
- 2DIntraHL: C. H. Hsieh and T. P. Lin, "VLSI architecture for block-matching motion estimation algorithm," IEEE Trans. Circuits Syst. Video Technol., vol. 2, no. 2, pp. 169–175, Jun. 1992.

DSP in VLSI Design



#### Inter-Parallel Architecture




(c)

DSP in VLSI Design



#### Intra-Parallel Architecture




DSP in VLSI Design

Shao-Yi Chien

88



### **AB2** Architecture




Dependence Graph projection on i,k plane Systolic Architecture (N=3, p=2)

Number of cycles for a macroblock =  $(2p+1) \times (2p+N)$ 

DSP in VLSI Design



# Propagation Partial SAD Architecture




DSP in VLSI Design


Shao-Yi Chien

(c)

Row SAD

# SAD Tree Architecture






(b)

(a) Search Area

Propagation Reg 4 x 5




- C : Shift leftward and do not fetch pixels
- D : Shift upward and fetch 4 pixels in each cycle
- E : Shift upward and fetch 5 pixels in each cycle

(c)



### **VBSME** Version?






# Comparison


Name	No. of PEs	Operating Cycles	Latency	Data Flow
		(Cycles/Macroblock)	(Cycles)	
1DInterYSW [5]	$2P_h$	$N^2 \times 2P_v + 2P_h$	$N^2$	Data Flow I
2DInterYH [7]	$2P_h \times 2P_v$	$2N^{2}$	$N^2$	Data Flow I
2DInterLC [8]	$2P_h \times 2P_v$	$2N^{2}$	$2N^{2}$	Data Flow I
2DIntraVS [9]	$N^2$	$2P_h \times 2P_h + N \times 2P_v$	$N \times 2P_v$	Data Flow III
2DIntraKP [6]	$N^2$	$2P_v \times (N+2P_h) + N$	3 <i>N</i>	Data Flow II
2DIntraHL [10]	$N^2$	$(2P_v + N - 1) \times (2P_h + N - 1)$	$2N + (N-1) \times (2P_h + N - 2)$	Data Flow II
Propagate Partial SAD	$N^2$	$2P_h \times 2P_v + N - 1$	Ν	Data Flow II
SAD Tree	$N^2$	$2P_h \times 2P_v + N - 1$	Ν	Data Flow III



## **Comparison: Hexagonal Plot**








DSP in VLSI Design





DSP in VLSI Design

