





Introduction

- Folding transform is used to systematically determine the control circuits in DSP architectures where multiple algorithm operations are **time-multiplexed** to a single functional unit utilization
 - □ Trading area for time in a DSP architecture
 - Reducing the number of hardware functional units by a factor of N at the expense of increasing the computation time by a factor of N



An Example of Folding



Scheduling

Cycle	Adder Input (left)	Adder Input (top)	System Output	
0	a(0)	b(0)		
1	a(0) + b(0)	c(0)		
2	a(1)	b(1)	a(0) + b(0) + c(0)	
3	a(1) + b(1)	c(1)	<u> </u>	
4	a(2)	b(2)	a(1) + b(1) + c(1)	
5	a(2) + b(2)	c(2)		





(1)U is executed in H_U and V is executed in H_V (2)Data leave H_U at NI+u, and reach H_V at NI+v (3)H_U is pipelined by P_U stages 4(10+5)+1 = 61

DSP in VLSI Design



Folding Transform

Folding set

□ Ex: a folding set $S_1 = \{A_1, \phi, A_2\}$ for N=3 for a functional unit means A_1 is executed at time 3I+0 ($S_1|0$), and A_2 is executed at time 3I+2 ($S_1|2$)



Folding Transform



S₁={4,2,3,1} for one adder with 1 stage pipelining $P_A=1$ S₂={5,8,6,7} for one multiplier with 2 stages pipelining $P_M=2$ N=4

DSP in VLSI Design



Folding Transform



 $\begin{array}{rcl} D_F(1 \rightarrow 2) &=& 4(1) - 1 + 1 - 3 = 1 \\ D_F(1 \rightarrow 5) &=& 4(1) - 1 + 0 - 3 = 0 \\ D_F(1 \rightarrow 6) &=& 4(1) - 1 + 2 - 3 = 2 \\ D_F(1 \rightarrow 7) &=& 4(1) - 1 + 3 - 3 = 3 \\ D_F(1 \rightarrow 8) &=& 4(2) - 1 + 1 - 3 = 5 \\ D_F(3 \rightarrow 1) &=& 4(0) - 1 + 3 - 2 = 0 \\ D_F(3 \rightarrow 1) &=& 4(0) - 1 + 1 - 0 = 0 \\ D_F(4 \rightarrow 2) &=& 4(0) - 2 + 2 - 0 = 0 \\ D_F(5 \rightarrow 3) &=& 4(0) - 2 + 2 - 0 = 0 \\ D_F(6 \rightarrow 4) &=& 4(1) - 2 + 0 - 2 = 0 \\ D_F(7 \rightarrow 3) &=& 4(1) - 2 + 0 - 1 = 1. \end{array}$

DSP in VLSI Design



Retiming for Folding (1/6)

- Realizable folding: $D_F(U \xrightarrow{e} V) \ge 0$
- Once valid folding sets have been assigned, retiming can be used to either satisfy this property or determine that the folding sets are not feasible



Retiming for Folding (2/6)

Retiming constraints: $w_r(e) = w(e) + r(V) - r(U),$ $D'_F(U \xrightarrow{e} V) \ge 0$ $Nw_{r}(e) - P_{U} + v - u > 0.$ $N(w(e) + r(V) - r(U)) - P_U + v - u \ge 0.$ $r(U) - r(V) \le \frac{D_F(U \stackrel{\circ}{\to} V)}{N}.$ $r(U) - r(V) \le \left| \frac{D_F(U \xrightarrow{e} V)}{N} \right|$

DSP in VLSI Design



Retiming for Folding (3/6)





Retiming for Folding (4/6)

Constraint graph □ r(1)=-1 □ r(2)=0 □ r(3)=-1 □ r(4)=0 □ r(5)=-1 □ r(6)=-1 □ r(7)=-2 □ r(8)=-1





Retiming for Folding (5/6)



DSP in VLSI Design



 $(S_1|1)$

OUT

 $(S_1|0)$

Retiming for Folding (6/6)

- Another point of view
 - Apply cutset retiming at c₁ and c₂ to add/subtract w delays
 - →add/subtract Nw on D_F
 □ To make D_F>=0

$(S_2 3)$ $(S_2 1)$							
Edge	Folding Equation	Retiming for Folding Constraint					
$1 \rightarrow 2$	$D_F(1 \to 2) = -3$	$r(1) - r(2) \leq -1$					
$1 \rightarrow 5$	$D_F(1 \to 5) = 0$	$r(1) - r(5) \le 0$					
$1 \rightarrow 6$	$D_F(1 \to 6) = 2$	$r(1) - r(6) \le 0$					
$1 \rightarrow 7$	$D_F(1 \to 7) = 7$	$r(1) - r(7) \le 1$					
$1 \rightarrow 8$	$D_F(1 \to 8) = 5$	$r(1) - r(8) \leq 1$					
$3 \rightarrow 1$	$D_F(3 \rightarrow 1) = 0$	$r(3) - r(1) \leq 0$					
$4 \rightarrow 2$	$D_F(4 \to 2) = 0$	$r(4) - r(2) \leq 0$					
$5 \rightarrow 3$	$D_F(5 \to 3) = 0$	$r(5) - r(3) \leq 0$					
$6 \rightarrow 4$	$D_F(6 \rightarrow 4) = -4$	$r(6) - r(4) \le -1$					
$7 \rightarrow 3$	$D_F(7 \to 3) = -3$	$r(7) - r(3) \leq -1$					
$8 \rightarrow 4$	$D_F(8 \rightarrow 4) = -3$	$r(8) - r(4) \leq -1$					

D

 $(S_1|3)$

IN

 $(S_1|2)($



Register Minimization Techniques (1/8)

- Lifetime analysis
 - A procedure used to compute the minimum number of registers required to implement a DSP algorithm in hardware
 - □Ex:
 - a lives during time unit {1, 2, 3, 4}
 - b lives during time unit {2, 3, 4, 5, 6, 7}
 - c lives during time unit {5, 6, 7}



Register Minimization Techniques (2/8)

Lifetime analysis—linear lifetime chart





Life Period

 $(T_{input} \rightarrow T_{output})$

 $0 \rightarrow 4$

 $1 \rightarrow 7$

 $2 \rightarrow 10$

 $3 \rightarrow 5$

 $4 \rightarrow 8$

 $5 \rightarrow 11$

 $6 \rightarrow 6$

 $7 \rightarrow 9$

 $8 \rightarrow 12$

Register Minimization Techniques (3/8)

- Lifetime analysis—lifetime table
- Ex: transpose matrix



Illegal! \rightarrow add latency 4

T_{output}=T^{*}_{zlout}+latency

 T_{output}

4

 $\overline{7}$

10

5

8

11

6

9 12

 T_{diff}

0

2

4

-2

 $\mathbf{0}$

-2

 $\mathbf{0}$

DSP in VLSI Design

Shao-Yi Chien

0

3

6

1

4

7

2

5

8



Register Minimization Techniques (4/8)



DSP in VLSI Design



Register Minimization Techniques (5/8)

Data allocation using forward-backward register



DSP in VLSI Design



Register Minimization Techniques (6/8)





Register Minimization Techniques (7/8)





Register Minimization Techniques (8/8)



Register Minimization in Folded Architecture (1/4)

- Perform retiming for folding
- Write the folding equations
- Use the folding equations to construct a lifetime table
- Draw the lifetime chart and determine the required number of registers
- Perform forward-backward register allocation
- Draw the folded architecture that uses the minimum number of registers

Register Minimization in Folded Architecture (2/4)

D

Lifetime table

 $\Box \mathsf{T}_{\mathsf{input}} \text{ of node U is } u + \mathsf{P}_{\mathsf{U}}$ $\Box \mathsf{T}_{\mathsf{output}} \text{ of the node U is } u + P_U + \max_V \{D_F(U \to V)\}$

 $T_{input} \rightarrow T_{output}$ node $D_F(1 \rightarrow 2) = 4(1) - 1 + 1 - 3 = 1$ $4 \rightarrow 9$ $D_F(1 \to 5) = 4(1) - 1 + 0 - 3 = 0$ $D_F(1 \to 6) = 4(1) - 1 + 2 - 3 = 2$ $\mathbf{2}$ $D_F(1 \rightarrow 7) = 4(1) - 1 + 3 - 3 = 3$ 3 $3 \rightarrow 3$ $D_F(1 \to 8) = 4(2) - 1 + 1 - 3 = 5$ $1 \rightarrow 1$ 4 $D_F(3 \to 1) = 4(0) - 1 + 3 - 2 = 0$ $2 \rightarrow 2$ 5 $D_F(4 \rightarrow 2) = 4(0) - 1 + 1 - 0 = 0$ $D_F(5 \rightarrow 3) = 4(0) - 2 + 2 - 0 = 0$ $4 \rightarrow 4$ 6 $D_F(6 \to 4) = 4(1) - 2 + 0 - 2 = 0$ $5 \rightarrow 6$ 7 $D_F(7 \rightarrow 3) = 4(1) - 2 + 2 - 3 = 1$ $3 \rightarrow 4$ 8 $D_F(8 \to 4) = 4(1) - 2 + 0 - 1 = 1.$

DSP in VLSI Design

Register Minimization in Folded Architecture (3/4)



cycle	input	R1	R2	output
0				
1				
2				
3	n ₈			
4	n ₁	n ₈		n ₈
5	n ₇	n _i		
6		n_7	n	n ₇
7			n _{IN}	
8			n ₁₁	
9			n_1	n ₁

Register Minimization in Folded Architecture (4/4)

Number of registers: $6 \rightarrow 2$



 $\{p,q\}$ denotes 4l + p and 4l + q