DSP in VLSI Design Homework (VII)

Systolic Architecture Design

Deadline: Nov. 11

 This problem addresses systolic architecture design for matrix-vector multiplication. In this problem, we assume that each processing element can only access its local memory and the elements in matrix A are constant. Consider the following matrix-vector multiplication:

$$\begin{bmatrix} y_0 \\ y_1 \\ y_2 \\ y_3 \end{bmatrix} = \begin{bmatrix} a_{00} & a_{01} & a_{02} & a_{03} \\ a_{10} & a_{11} & a_{12} & a_{13} \\ a_{20} & a_{21} & a_{22} & a_{23} \\ a_{30} & a_{31} & a_{32} & a_{33} \end{bmatrix} \begin{bmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \end{bmatrix}$$

Its data dependency graph is shown in the following figure, where the element a_{ij} of the coefficient matrix **A** is stored at position (i, j).



(a) Draw the space-time representation and the systolic architecture for the matrix-vector multiplication using

 $\mathbf{d}^{\mathrm{T}} = [1 \ 0], \mathbf{p}^{\mathrm{T}} = [0 \ 1], \mathbf{s}^{\mathrm{T}} = [1 \ 1].$

Assume that storage is localized to each processing element. Explicitly show the contents of local memory.

(b) Map the same DG with different mapping vectors:

i. $\mathbf{d}^{\mathrm{T}} = [1 \ 1], \mathbf{p}^{\mathrm{T}} = [1 \ -1], \mathbf{s}^{\mathrm{T}} = [1 \ 0].$

ii. $\mathbf{d}^{\mathrm{T}} = [1 \ 1], \mathbf{p}^{\mathrm{T}} = [1 \ -1], \mathbf{s}^{\mathrm{T}} = [0 \ 1].$

We have three architectures now, including these two architectures and the one in (a). Do you think which one is better? Why?

- (c) Use the mapping vector in (a). If the elements in matrix A are not constant. Derive the systolic architecture.
- 2. Remember in homework 1. You have drawn the DG of a 2D moving average filter for an image, which can be shown as the following equation:

$$y(i, j) = \sum_{m=-1}^{1} \sum_{n=-1}^{1} x(i+m, j+n),$$

$$i, i+m \in [0, W]$$

$$j, j+n \in [0, H]'$$

where x(i,j) is the input image, y(i,j) is the filtered image, and W and H are the width and height of the image, respectively.

- (a) Now, please choose two set of mapping vectors (projection vector and scheduling vector) and draw the associated hardware architecture.
- (b) Show the scheduling of our hardware to prove its function is correct.

Please deliver the homework to the TA: MD-726, 塗偉志, <u>wctu@media.ee.ntu.edu.tw</u> 除非為程式作業,作業盡量繳交紙本格式,不過要交電子檔也沒關係