

# DSP in VLSI Design

## Homework (VI)

### Folding

Deadline: April 17

1. Consider the 6-tap FIR filter

$$y(i) = \sum_{i=0}^5 h_i x(n-i)$$

implemented using data-broadcast form shown in the following figure. This filter  $S_0 = \{MA5, MA4\}$ ,  $S_1 = \{MA3, MA2\}$ ,  $S_2 = \{MA1, MA0\}$ .

(a) Design the folded architecture.

(b) Construct a schedule corresponding to the folded architecture and verify that the folded architecture generated the desired filter output samples.




Fig. 1

2. Consider the 4-bit carry propagation adder (CPA) shown in the following figure.

Now, we want to derive its bit-serial architecture by using folding technique.

(a) Derive the folding set.

(b) Design the folded architecture.

(c) Construct the schedule to show the architecture can do the same operation as CPA.

(d) Similarly, use the same method to derive 2-digit-serial architecture with the folding set, folded architecture, and schedule.




Fig. 2

Please deliver the homework to the TA:

EEII-332, 陳翊豪 [dspdesign@video.ee.ntu.edu.tw](mailto:dspdesign@video.ee.ntu.edu.tw)

除非為程式作業，作業盡量繳交紙本格式，不過要交電子檔也沒關係